dldldlfma / super_small_toy_tpu
☆12Updated 3 years ago
Related projects: ⓘ
- tpu-systolic-array-weight-stationary☆17Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆19Updated 3 weeks ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆50Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- eyeriss-chisel3☆35Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- ☆22Updated this week
- ☆83Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆9Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- ☆58Updated 5 years ago
- 3×3脉动阵列乘法器☆33Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆60Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆21Updated 3 years ago
- ☆24Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆15Updated 5 months ago
- ☆12Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆29Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆18Updated 2 years ago
- Open-source of MSD framework☆14Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆92Updated 5 months ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆13Updated 2 years ago
- ☆11Updated 8 months ago