dldldlfma / super_small_toy_tpuLinks
☆43Updated 4 years ago
Alternatives and similar repositories for super_small_toy_tpu
Users that are interested in super_small_toy_tpu are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- ☆113Updated 5 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆57Updated 5 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆182Updated last year
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- AI Chip project☆31Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- ☆10Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago