☆58Jan 14, 2021Updated 5 years ago
Alternatives and similar repositories for super_small_toy_tpu
Users that are interested in super_small_toy_tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AI Chip project☆35Jul 14, 2021Updated 5 years ago
- IC implementation of TPU☆162Dec 18, 2019Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆587Jan 5, 2019Updated 7 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- IC implementation of Systolic Array for TPU☆385Oct 21, 2024Updated 2 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆274May 6, 2023Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆180Jun 9, 2023Updated 3 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆25Jun 16, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- Antmicro's open hardware baseboard for the Google Coral i.MX8 + Edge TPU SoM☆80Aug 7, 2023Updated 3 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆15Nov 3, 2026Updated last week
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- ☆17Jan 18, 2025Updated last year
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆62Feb 18, 2019Updated 7 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 3 months ago
- ☆12Jan 31, 2023Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆267Apr 10, 2023Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- Hardware accelerator for convolutional neural networks☆81Aug 9, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- ☆55Aug 10, 2025Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆32Feb 6, 2025Updated last year
- ☆19Feb 10, 2025Updated last year
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- ☆12May 9, 2025Updated last year
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
Are these results useful?