dldldlfma / super_small_toy_tpu
☆22Updated 4 years ago
Alternatives and similar repositories for super_small_toy_tpu:
Users that are interested in super_small_toy_tpu are comparing it to the libraries listed below
- verilog实现TPU中的脉动阵列计算卷积的module☆88Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆145Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆48Updated 3 weeks ago
- ☆103Updated 4 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆30Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- AIChip 2021 project, NCKU☆14Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆25Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆39Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆90Updated 4 years ago
- ☆31Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆69Updated last year
- ☆63Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- ☆14Updated last year
- AI Chip project☆18Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- syn script for DC Compiler☆12Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆14Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆12Updated 4 years ago
- ☆14Updated last year
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆26Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 6 months ago