dldldlfma / super_small_toy_tpu
☆28Updated 4 years ago
Alternatives and similar repositories for super_small_toy_tpu:
Users that are interested in super_small_toy_tpu are comparing it to the libraries listed below
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- ☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆146Updated 5 years ago
- AI Chip project☆21Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆91Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆51Updated 3 weeks ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- IC implementation of TPU☆110Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- AIChip 2021 project, NCKU☆15Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- ☆63Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆28Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆185Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆87Updated 3 weeks ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆13Updated 10 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆142Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- AXI总线连接器☆96Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ☆31Updated 5 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago