A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.
☆37Aug 28, 2025Updated 10 months ago
Alternatives and similar repositories for SystolicArray
Users that are interested in SystolicArray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 10 months ago
- C++ code for HLS FPGA implementation of transformer☆24Sep 11, 2024Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IC implementation of Systolic Array for TPU☆364Oct 21, 2024Updated last year
- ☆27Mar 19, 2021Updated 5 years ago
- ☆12Sep 18, 2024Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆37Nov 13, 2025Updated 7 months ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆19Nov 26, 2020Updated 5 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆12Oct 20, 2021Updated 4 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆386Jan 20, 2025Updated last year
- A minimalist implementation of the ViT (Vision Transformer) model, using tinygrad☆17Sep 2, 2024Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆175Jun 9, 2023Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆158Feb 11, 2025Updated last year
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆35May 22, 2026Updated last month
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An FPGA Accelerator for Transformer Inference☆95Apr 29, 2022Updated 4 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- ☆74Feb 16, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆25Mar 17, 2021Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆173May 10, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 2 months ago
- ☆10Jun 7, 2022Updated 4 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- ☆76Apr 22, 2025Updated last year
- su su su supernova☆24Jan 9, 2025Updated last year