A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.
☆31Aug 28, 2025Updated 6 months ago
Alternatives and similar repositories for SystolicArray
Users that are interested in SystolicArray are comparing it to the libraries listed below
Sorting:
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- C++ code for HLS FPGA implementation of transformer☆20Sep 11, 2024Updated last year
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- ☆12Sep 18, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆26Mar 19, 2021Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- ☆27Jan 22, 2023Updated 3 years ago
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Feb 11, 2026Updated 2 weeks ago
- IC implementation of Systolic Array for TPU☆339Oct 21, 2024Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- ☆10Jun 7, 2022Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆171Jun 9, 2023Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆150Feb 11, 2025Updated last year
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- DUTH RISC-V Microprocessor☆23Dec 4, 2024Updated last year
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated 3 weeks ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- IC implementation of TPU☆148Dec 18, 2019Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆63Apr 22, 2025Updated 10 months ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Jul 3, 2021Updated 4 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆122Aug 27, 2024Updated last year