lllibano / SystolicArrayLinks
A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.
☆25Updated this week
Alternatives and similar repositories for SystolicArray
Users that are interested in SystolicArray are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆41Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 10 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆17Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆72Updated 2 years ago
- ☆65Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆37Updated 5 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- ☆47Updated 4 months ago
- ☆28Updated 5 months ago
- ☆32Updated 3 months ago
- ☆27Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Template for project1 TPU☆19Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- ☆34Updated 6 years ago