gnodipac886 / ViT-FPGA-TPULinks
FPGA based Vision Transformer accelerator (Harvard CS205)
☆126Updated 6 months ago
Alternatives and similar repositories for ViT-FPGA-TPU
Users that are interested in ViT-FPGA-TPU are comparing it to the libraries listed below
Sorting:
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- ☆113Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- AMD University Program HLS tutorial☆100Updated 9 months ago
- ☆14Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆153Updated 2 years ago
- ☆44Updated 2 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- ☆65Updated 6 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- Research and Materials on Hardware implementation of Transformer Model☆278Updated 5 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆43Updated 4 years ago
- ☆33Updated 11 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago