gnodipac886 / ViT-FPGA-TPU
FPGA based Vision Transformer accelerator (Harvard CS205)
☆106Updated last month
Alternatives and similar repositories for ViT-FPGA-TPU:
Users that are interested in ViT-FPGA-TPU are comparing it to the libraries listed below
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆157Updated last year
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- ☆14Updated last year
- ☆104Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆123Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- IC implementation of Systolic Array for TPU☆207Updated 5 months ago
- C++ code for HLS FPGA implementation of transformer☆15Updated 6 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆185Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆42Updated 2 months ago
- ☆11Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 8 months ago
- Verilog implementation of Softmax function☆59Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆111Updated 2 weeks ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- ☆63Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆28Updated 2 years ago
- ☆39Updated last year
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- tpu-systolic-array-weight-stationary☆22Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆137Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated this week