基于FP16的二维脉动阵列电路设计
☆13Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for SystolicArray-2D-FP16
Users that are interested in SystolicArray-2D-FP16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆18Apr 28, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IC implementation of Systolic Array for TPU☆366Oct 21, 2024Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆124Apr 3, 2026Updated 3 months ago
- An experimental modular OS written in Rust.☆12Nov 26, 2025Updated 7 months ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- A Flutter-based intelligent chat application replicating DeepSeek's core features, integrating advanced large language model (LLM) capabi…☆18Apr 21, 2025Updated last year
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆17Feb 29, 2024Updated 2 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- A large-scale road surface image classification dataset for driving assistance applications☆28May 29, 2023Updated 3 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- matlab code of ldpc☆15Oct 25, 2016Updated 9 years ago
- Pong game on FPGA Max 10 DE10-Lite, written in VHDL.☆17Oct 14, 2021Updated 4 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 2 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 4 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 7 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆50Jun 24, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- Contests☆20Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 weeks ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- BitNet a4.8 Implementation in one file of pytorch☆23Jan 13, 2025Updated last year
- 32位单精度浮点数加法器和除法器是用于执行 符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated 11 months ago
- ☆24Dec 8, 2021Updated 4 years ago
- ☆15May 21, 2026Updated 2 months ago
- Scripts to parse "citations page" of Google Scholar☆18Oct 8, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- ☆10Jun 7, 2022Updated 4 years ago