基于FP16的二维脉动阵列电路设计
☆13Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for SystolicArray-2D-FP16
Users that are interested in SystolicArray-2D-FP16 are comparing it to the libraries listed below
Sorting:
- IC implementation of Systolic Array for TPU☆339Oct 21, 2024Updated last year
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆117Sep 27, 2020Updated 5 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆26Mar 24, 2025Updated 11 months ago
- ☆12Sep 18, 2024Updated last year
- ☆11Nov 22, 2025Updated 3 months ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- CIS 501: Computer Architecture Fall 2019☆22Apr 21, 2020Updated 5 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- matlab code of ldpc☆15Oct 25, 2016Updated 9 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆13Apr 15, 2023Updated 2 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- Source code of the IPDPS '21 paper: "TileSpMV: A Tiled Algorithm for Sparse Matrix-Vector Multiplication on GPUs" by Yuyao Niu, Zhengyang…☆12Aug 12, 2022Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 2 months ago
- ☆15Feb 27, 2024Updated 2 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- An experimental modular OS written in Rust.☆12Nov 26, 2025Updated 3 months ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- ☆27Feb 27, 2025Updated last year
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 2 years ago
- 英雄联盟战绩查询工具☆27Dec 31, 2024Updated last year
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- Universal atomic embedding based on crystalTransfomer☆25Jan 11, 2025Updated last year
- Hardware designs for fault detection☆19Apr 13, 2020Updated 5 years ago
- This repository contains all the lab and project code solutions for the CS61C Fall 2020 course, along with detailed comments. 这个仓库包含了 C…☆27Aug 16, 2025Updated 6 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 4 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- A Flutter-based intelligent chat application replicating DeepSeek's core features, integrating advanced large language model (LLM) capabi…☆18Apr 21, 2025Updated 10 months ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago