基于FP16的二维脉动阵列电路设计
☆13Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for SystolicArray-2D-FP16
Users that are interested in SystolicArray-2D-FP16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Oct 22, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IC implementation of Systolic Array for TPU☆382Oct 21, 2024Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 6 months ago
- A Flutter-based intelligent chat application replicating DeepSeek's core features, integrating advanced large language model (LLM) capabi…☆18Apr 21, 2025Updated last year
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆17Feb 29, 2024Updated 2 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- An experimental modular OS written in Rust.☆12Nov 26, 2025Updated 11 months ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 5 years ago
- A large-scale road surface image classification dataset for driving assistance applications☆30May 29, 2023Updated 3 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An end-to-end compiler stack that lowers PyTorch models to a custom RISC-V instruction set, running on a heterogeneous **ARM (host) + Pic…☆35Oct 26, 2026Updated last week
- Contests☆20Jul 28, 2026Updated 3 months ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- Pong game on FPGA Max 10 DE10-Lite, written in VHDL.☆17Oct 14, 2021Updated 5 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 months ago
- A fork of TinyMLPerf modified to use our of TensorFlow Lite for Microcontrollers utilises a part of the RISC-V Vector Extension to improv…☆11Jan 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 3 years ago
- BitNet a4.8 Implementation in one file of pytorch☆25Jan 13, 2025Updated last year
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- ☆14Feb 18, 2021Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- matlab code of ldpc☆15Oct 25, 2016Updated 10 years ago
- Pytorch implementation of Learning Rate Dropout.☆43Dec 6, 2019Updated 6 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- ☆19May 21, 2026Updated 5 months ago
- SARMA: Spatial RactilineaR Matrix pArtitioning☆11Oct 16, 2023Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 5 years ago
- ☆10Jun 7, 2022Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 6 years ago