merledu / magma-siLinks
Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL
☆13Updated last year
Alternatives and similar repositories for magma-si
Users that are interested in magma-si are comparing it to the libraries listed below
Sorting:
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- ☆27Updated 6 years ago
- matrix-coprocessor for RISC-V☆23Updated 6 months ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆17Updated this week
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆13Updated 10 years ago
- ☆15Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 9 years ago
- ☆36Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- ☆13Updated 8 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆34Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago