merledu / magma-si
Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL
☆10Updated last year
Alternatives and similar repositories for magma-si:
Users that are interested in magma-si are comparing it to the libraries listed below
- LLM Agent for Hardware Description Language☆20Updated last month
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆14Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated 2 weeks ago
- Wraps the NVDLA project for Chipyard integration☆20Updated 2 weeks ago
- ☆16Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.☆11Updated 6 months ago
- AXI X-Bar☆19Updated 5 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆21Updated 9 months ago
- sram/rram/mram.. compiler☆33Updated last year
- ☆11Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- SRAM☆8Updated 4 years ago
- M-extension for RISC-V cores.☆30Updated 5 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆15Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated 2 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆27Updated 7 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Hardware Description Language Translator☆16Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 11 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆30Updated last year
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago