merledu / magma-siLinks
Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL
☆11Updated last year
Alternatives and similar repositories for magma-si
Users that are interested in magma-si are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.☆13Updated 8 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆22Updated last week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- M-extension for RISC-V cores.☆31Updated 7 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆47Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆18Updated 3 months ago
- ☆17Updated last week
- ☆31Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- course design☆22Updated 7 years ago
- ☆65Updated 2 weeks ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆14Updated 3 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month