sharc-lab / Edge-MoE
Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts
☆99Updated 8 months ago
Alternatives and similar repositories for Edge-MoE:
Users that are interested in Edge-MoE are comparing it to the libraries listed below
- An FPGA Accelerator for Transformer Inference☆76Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆102Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆120Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 6 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆81Updated 5 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆22Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- Open-source of MSD framework☆16Updated last year
- ☆38Updated last year
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆141Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated this week
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- A co-design architecture on sparse attention☆49Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated 3 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆127Updated 2 weeks ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆97Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆35Updated last year
- ☆90Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆25Updated last month
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆24Updated 10 months ago
- ☆50Updated last week
- ☆13Updated last year
- ☆19Updated last year
- ☆32Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆44Updated 4 months ago
- ☆69Updated 4 years ago
- ☆42Updated 3 years ago