sharc-lab / Edge-MoELinks
Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts
☆120Updated last year
Alternatives and similar repositories for Edge-MoE
Users that are interested in Edge-MoE are comparing it to the libraries listed below
Sorting:
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆107Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆44Updated last year
- ☆44Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆122Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆93Updated 9 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆16Updated 6 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆98Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆66Updated 3 months ago
- Open-source of MSD framework☆16Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆111Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- Collection of kernel accelerators optimised for LLM execution☆17Updated 2 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- ☆41Updated 5 months ago
- ☆91Updated last year