sharc-lab / Edge-MoELinks
Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts
☆132Updated last year
Alternatives and similar repositories for Edge-MoE
Users that are interested in Edge-MoE are comparing it to the libraries listed below
Sorting:
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆126Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆119Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- FPGA based Vision Transformer accelerator (Harvard CS205)☆146Updated 11 months ago
- ☆46Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆119Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 2 months ago
- ☆58Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- ☆48Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆21Updated 6 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- ☆32Updated 9 months ago
- Research and Materials on Hardware implementation of Transformer Model☆296Updated 11 months ago
- ☆113Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆35Updated 5 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆29Updated 6 months ago
- ☆14Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week