sharc-lab / Edge-MoELinks
Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts
☆122Updated last year
Alternatives and similar repositories for Edge-MoE
Users that are interested in Edge-MoE are comparing it to the libraries listed below
Sorting:
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆75Updated 5 months ago
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆109Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- ☆44Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 5 months ago
- Open-source of MSD framework☆16Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆49Updated 3 years ago
- Research and Materials on Hardware implementation of Transformer Model☆268Updated 4 months ago
- ☆65Updated 5 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆96Updated 10 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆71Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- ☆27Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆55Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆179Updated last year
- ☆52Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆152Updated last week
- ☆46Updated 7 months ago
- ☆103Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- ☆61Updated last month
- ☆113Updated 4 years ago