sharc-lab / Edge-MoE
Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts
☆118Updated 11 months ago
Alternatives and similar repositories for Edge-MoE:
Users that are interested in Edge-MoE are comparing it to the libraries listed below
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆105Updated last year
- An FPGA Accelerator for Transformer Inference☆79Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆49Updated 3 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆126Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆112Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- ☆43Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ☆50Updated last year
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆94Updated last year
- Open-source of MSD framework☆16Updated last year
- ☆65Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆17Updated 2 weeks ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆108Updated 2 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- A survey on Hardware Accelerated LLMs☆50Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆59Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆138Updated this week
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆84Updated 7 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆166Updated last year