sharc-lab / Edge-MoELinks
Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts
☆126Updated last year
Alternatives and similar repositories for Edge-MoE
Users that are interested in Edge-MoE are comparing it to the libraries listed below
Sorting:
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆122Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆112Updated last year
- ☆44Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆134Updated 8 months ago
- A co-design architecture on sparse attention☆53Updated 4 years ago
- ☆48Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆58Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆35Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 3 weeks ago
- ☆71Updated 8 months ago
- ☆51Updated 3 months ago
- ☆29Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- ☆14Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- Research and Materials on Hardware implementation of Transformer Model☆285Updated 8 months ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆61Updated 3 months ago
- ☆111Updated last year