☆49Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for HLS_packet_processing
Users that are interested in HLS_packet_processing are comparing it to the libraries listed below
Sorting:
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 2 weeks ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Jan 3, 2025Updated last year
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- ☆36Jan 21, 2021Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆135Sep 11, 2021Updated 4 years ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- A P4 implementation of Elastic Sketch☆19May 16, 2019Updated 6 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Feb 19, 2026Updated last week
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- ☆57Jul 11, 2024Updated last year
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- ☆12Aug 29, 2020Updated 5 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Xilinx QDMA IP Drivers☆765Dec 4, 2025Updated 2 months ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- Vitis HLS Library for FINN☆215Updated this week
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Java implementation of the PGM protocol☆32Jul 1, 2013Updated 12 years ago
- TerosHDL documentation☆13Jul 27, 2025Updated 7 months ago
- ☆762Jan 22, 2026Updated last month