☆57Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for HLS_packet_processing
Users that are interested in HLS_packet_processing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- AMD OpenNIC Shell includes the HDL source files☆160Jan 2, 2025Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 5 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆86Jan 3, 2025Updated last year
- ☆60Jul 11, 2024Updated 2 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- This repo contains the Limago code☆99May 8, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- Vitis_Accel_Examples☆610Aug 31, 2026Updated last month
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- ☆69Jul 5, 2021Updated 5 years ago
- ☆28Updated this week
- Vitis Libraries☆1,133Sep 3, 2026Updated last month
- TerosHDL documentation☆13Aug 26, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- AMD OpenNIC Project Overview☆348Dec 20, 2022Updated 3 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- ☆10May 20, 2022Updated 4 years ago
- ☆825Jul 13, 2026Updated 3 months ago
- Xilinx DMA IP Drivers☆870Oct 22, 2026Updated last week
- ☆52Nov 23, 2023Updated 2 years ago
- A l2 learning switch based on DPDK.☆21Jan 25, 2018Updated 8 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The Strathclyde RFSoC Studio Installer for PYNQ.☆37Jan 24, 2023Updated 3 years ago
- A P4 implementation of Elastic Sketch☆20May 16, 2019Updated 7 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- A tool for generation of synthetic classification rule sets for benchmarking.☆28Oct 2, 2021Updated 5 years ago
- The repository for the 2024 IEEE Cloud Submission of OS4C☆10Oct 22, 2026Updated last week
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 3 years ago