Xilinx / HLS_packet_processingLinks
☆47Updated 5 years ago
Alternatives and similar repositories for HLS_packet_processing
Users that are interested in HLS_packet_processing are comparing it to the libraries listed below
Sorting:
- This repo contains the Limago code☆86Updated 3 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆215Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆123Updated 7 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- VNx: Vitis Network Examples☆153Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆198Updated last year
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- Verilog PCI express components☆23Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- AMD OpenNIC Project Overview☆276Updated 2 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆52Updated 6 years ago
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- ☆25Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆17Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- ☆53Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- Ethernet interface modules for Cocotb☆69Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 5 months ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- PCI express simulation framework for Cocotb☆173Updated 3 months ago