☆51Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for HLS_packet_processing
Users that are interested in HLS_packet_processing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆910Mar 27, 2026Updated last week
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Distributed Accelerator OS☆66Apr 6, 2022Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- AMD OpenNIC Shell includes the HDL source files☆137Jan 2, 2025Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆74Jan 3, 2025Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- TerosHDL documentation☆13Jul 27, 2025Updated 8 months ago
- VNx: Vitis Network Examples☆158Aug 25, 2025Updated 7 months ago
- A P4 implementation of Elastic Sketch☆20May 16, 2019Updated 6 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- Vitis_Accel_Examples☆587Mar 30, 2026Updated last week
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- ☆36Jan 21, 2021Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 2 years ago
- ☆69Jul 5, 2021Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- ☆778Mar 20, 2026Updated 2 weeks ago
- AMD OpenNIC Project Overview☆313Dec 20, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆58Jul 11, 2024Updated last year
- ☆11Jan 8, 2021Updated 5 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- Hardcaml Circuits☆22Mar 30, 2026Updated last week
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Xilinx QDMA IP Drivers☆782Feb 26, 2026Updated last month
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Mar 13, 2026Updated 3 weeks ago
- Vitis HLS Library for FINN☆218Feb 25, 2026Updated last month
- Vitis Libraries☆1,087Feb 10, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- This repo contains the Limago code☆93May 8, 2025Updated 11 months ago
- ☆12Aug 29, 2020Updated 5 years ago
- My VHDL code☆10Jan 24, 2019Updated 7 years ago