Xilinx/HLS_packet_processing external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/HLS_packet_processing

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/HLS_packet_processing)

Close

Xilinx / HLS_packet_processingView on GitHubMore

• External links
• Readme badge

☆49Dec 10, 2019Updated 6 years ago

Alternatives and similar repositories for HLS_packet_processing

Users that are interested in HLS_packet_processing are comparing it to the libraries listed below

• acsl-technion / ntl

  View on GitHub
  Networking Template Library for Vivado HLS
  ☆28Jul 12, 2020Updated 5 years ago
• acsl-technion / nica

  View on GitHub
  An infrastructure for inline acceleration of network applications
  ☆30Oct 25, 2021Updated 4 years ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆64Apr 6, 2022Updated 3 years ago
• Xilinx / open-nic-shell

  View on GitHub
  AMD OpenNIC Shell includes the HDL source files
  ☆136Jan 2, 2025Updated last year
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆897Feb 8, 2026Updated 2 weeks ago
• Xilinx / open-nic-driver

  View on GitHub
  AMD OpenNIC driver includes the Linux kernel driver
  ☆72Jan 3, 2025Updated last year
• NetSys / irn-vivado-hls

  View on GitHub
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆23Dec 14, 2018Updated 7 years ago
• krtkl / snickerdoodle-hls-data-mover

  View on GitHub
  A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…
  ☆16Aug 29, 2018Updated 7 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆229Apr 23, 2024Updated last year
• WukLab / FPGA-OS

  View on GitHub
  ☆36Jan 21, 2021Updated 5 years ago
• hpcn-uam / efficient_checksum-offload-engine

  View on GitHub
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆18Aug 28, 2019Updated 6 years ago
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆135Sep 11, 2021Updated 4 years ago
• Xilinx / xup_vitis_network_example

  View on GitHub
  VNx: Vitis Network Examples
  ☆157Aug 25, 2025Updated 6 months ago
• jiexray / Elastic-Sketch-P4

  View on GitHub
  A P4 implementation of Elastic Sketch
  ☆19May 16, 2019Updated 6 years ago
• hpcn-uam / 100G-fpga-network-stack-core

  View on GitHub
  This repo contains the Limago code
  ☆92May 8, 2025Updated 9 months ago
• RTSYork / unvme-zynq

  View on GitHub
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Sep 26, 2018Updated 7 years ago
• d953i / Custom_Part_Data_Files

  View on GitHub
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆40Feb 4, 2024Updated 2 years ago
• fpgadeveloper / ethernet-fmc-axi-eth

  View on GitHub
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆72Feb 19, 2026Updated last week
• ucsdsysnet / Rosebud

  View on GitHub
  Framework for FPGA-accelerated Middlebox Development
  ☆49Feb 18, 2023Updated 3 years ago
• Xilinx / open-nic

  View on GitHub
  AMD OpenNIC Project Overview
  ☆305Dec 20, 2022Updated 3 years ago
• AakashKT / CuckooHashingHLS

  View on GitHub
  HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/
  ☆14Dec 4, 2018Updated 7 years ago
• Xilinx / qep-drivers

  View on GitHub
  ☆11Jan 8, 2021Updated 5 years ago
• NetFPGA / NetFPGA-PLUS

  View on GitHub
  ☆57Jul 11, 2024Updated last year
• hbisheng / Lz77Compress

  View on GitHub
  An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.
  ☆10Sep 4, 2015Updated 10 years ago
• ngiambla / libmem

  View on GitHub
  ☆10Jan 15, 2023Updated 3 years ago
• KastnerRG / Spector-HLS

  View on GitHub
  Contains FPGA benchmarks for Vivado HLS and Catapult HLS
  ☆26Jun 18, 2020Updated 5 years ago
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆584Dec 17, 2025Updated 2 months ago
• NetTLP / adapter

  View on GitHub
  An FPGA-based NetTLP adapter
  ☆27Mar 10, 2020Updated 5 years ago
• googleinterns / p4-symbolic

  View on GitHub
  ☆12Aug 29, 2020Updated 5 years ago
• Xilinx / xup_compute_acceleration

  View on GitHub
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Jul 24, 2024Updated last year
• engjefersonsantiago / P4HLS

  View on GitHub
  P4 compatible HLS modules
  ☆11Apr 23, 2018Updated 7 years ago
• Xilinx / dma_ip_drivers

  View on GitHub
  Xilinx QDMA IP Drivers
  ☆765Dec 4, 2025Updated 2 months ago
• strezh / XPDMA

  View on GitHub
  PCIe DMA Subsystem based on Xilinx XAPP1171
  ☆48Jun 6, 2023Updated 2 years ago
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆52Mar 14, 2023Updated 2 years ago
• Xilinx / finn-hlslib

  View on GitHub
  Vitis HLS Library for FINN
  ☆215Updated this week
• hlslibs / hls_tutorials

  View on GitHub
  Tutorials on HLS Design
  ☆51Jan 16, 2020Updated 6 years ago
• steve-o / javapgm

  View on GitHub
  Java implementation of the PGM protocol
  ☆32Jul 1, 2013Updated 12 years ago
• TerosTechnology / terosHDLdoc

  View on GitHub
  TerosHDL documentation
  ☆13Jul 27, 2025Updated 7 months ago
• Xilinx / Vitis-HLS-Introductory-Examples

  View on GitHub
  ☆762Jan 22, 2026Updated last month