☆54Dec 10, 2019Updated 6 years ago
Alternatives and similar repositories for HLS_packet_processing
Users that are interested in HLS_packet_processing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆942Jul 14, 2026Updated last week
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆145Jan 2, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆79Jan 3, 2025Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆238Apr 23, 2024Updated 2 years ago
- TerosHDL documentation☆13Jul 27, 2025Updated 11 months ago
- VNx: Vitis Network Examples☆162Aug 25, 2025Updated 10 months ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- Vitis_Accel_Examples☆603Jun 15, 2026Updated last month
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- A P4 implementation of Elastic Sketch☆20May 16, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 4 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 3 years ago
- ☆59Jul 11, 2024Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Jun 10, 2026Updated last month
- ☆69Jul 5, 2021Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- AMD OpenNIC Project Overview☆334Dec 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆798Jul 13, 2026Updated last week
- ☆11Jan 8, 2021Updated 5 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- Xilinx DMA IP Drivers☆827Jul 14, 2026Updated last week
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Vitis Libraries☆1,114Jun 24, 2026Updated 3 weeks ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Jul 7, 2026Updated last week
- This repo contains the Limago code☆94May 8, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Hardcaml Circuits☆25Jul 10, 2026Updated last week
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- ☆12Aug 29, 2020Updated 5 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago