Run Time for AIE and FPGA based platforms
☆658Apr 27, 2026Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis Libraries☆1,090Feb 10, 2026Updated 2 months ago
- Vitis_Accel_Examples☆590Mar 30, 2026Updated last month
- ☆161Jan 28, 2025Updated last year
- Vitis In-Depth Tutorials☆1,563Mar 25, 2026Updated last month
- ☆136Nov 26, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,766Feb 24, 2026Updated 2 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆338Jan 20, 2025Updated last year
- Xilinx QDMA IP Drivers☆791Feb 26, 2026Updated 2 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆230Apr 23, 2024Updated 2 years ago
- ☆783Mar 20, 2026Updated last month
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆626Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Dataflow compiler for QNN inference on FPGAs☆974Apr 23, 2026Updated last week
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 5 years ago
- The official Linux kernel from Xilinx☆1,539Apr 17, 2026Updated last week
- VNx: Vitis Network Examples☆158Aug 25, 2025Updated 8 months ago
- Python Productivity for ZYNQ☆2,296Mar 2, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆370Updated this week
- Vitis HLS Library for FINN☆220Feb 25, 2026Updated 2 months ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Fork of LLVM to support AMD AIEngine processors☆196Updated this week
- Vitis HLS LLVM source code and examples☆408Sep 30, 2025Updated 7 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆347Apr 16, 2026Updated 2 weeks ago
- SDAccel Examples☆362May 20, 2022Updated 3 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 8 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆892Jan 16, 2026Updated 3 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 2 weeks ago
- ☆322Apr 6, 2026Updated 3 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆253Mar 10, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,657Apr 15, 2026Updated 2 weeks ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- ☆37Aug 11, 2023Updated 2 years ago
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year