Alternatives and similar repositories for XRT:

Users that are interested in XRT are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆534Updated last month
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆954Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆666Updated 4 months ago
• Xilinx / XilinxBoardStore
  ☆285Updated last week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆334Updated 2 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆806Updated 3 weeks ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆319Updated 2 months ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,355Updated 2 weeks ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆383Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆794Updated last month
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆645Updated last month
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆357Updated 2 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆192Updated this week
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆324Updated 5 years ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆804Updated this week
• accellera-official / systemc
  SystemC Reference Implementation
  ☆539Updated 2 weeks ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆810Updated 9 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆202Updated 11 months ago
• Xilinx / Vitis-AI-Tutorials
  ☆433Updated 9 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆311Updated this week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆414Updated 5 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆240Updated 3 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,258Updated 11 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆217Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,251Updated 2 weeks ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆123Updated 4 months ago
• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆193Updated 11 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆534Updated 2 months ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆199Updated 3 years ago