Alternatives and similar repositories for XRT:

Users that are interested in XRT are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆529Updated last week
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆936Updated 3 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆648Updated 3 months ago
• Xilinx / XilinxBoardStore
  ☆274Updated 2 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,324Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆382Updated 4 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆315Updated last month
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆326Updated last month
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆356Updated 2 years ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆792Updated this week
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆790Updated 3 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆116Updated 3 years ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆612Updated 2 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆780Updated this week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆411Updated 5 years ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆813Updated last month
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆190Updated this week
• Xilinx / Vitis_Embedded_Platform_Source
  ☆122Updated 3 months ago
• Xilinx / Vitis-AI-Tutorials
  ☆425Updated 8 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆235Updated last month
• Xilinx / Vivado-Design-Tutorials
  ☆179Updated last month
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆195Updated 10 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆303Updated last week
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆325Updated 5 years ago
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆266Updated 4 months ago
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆337Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,216Updated this week
• Xilinx / PYNQ_Workshop
  ☆413Updated 5 months ago
• Xilinx / FPGA_as_a_Service
  ☆151Updated last month
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…
  ☆238Updated this week