Run Time for AIE and FPGA based platforms
☆655Apr 6, 2026Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis Libraries☆1,087Feb 10, 2026Updated 2 months ago
- Vitis_Accel_Examples☆587Mar 30, 2026Updated last week
- ☆161Jan 28, 2025Updated last year
- Vitis In-Depth Tutorials☆1,552Mar 25, 2026Updated 2 weeks ago
- ☆137Nov 26, 2025Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 9 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,757Feb 24, 2026Updated last month
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Xilinx QDMA IP Drivers☆782Feb 26, 2026Updated last month
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- ☆778Mar 20, 2026Updated 3 weeks ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆614Updated this week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Dataflow compiler for QNN inference on FPGAs☆967Apr 3, 2026Updated last week
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 5 years ago
- The official Linux kernel from Xilinx☆1,537Mar 27, 2026Updated 2 weeks ago
- Python Productivity for ZYNQ☆2,293Mar 2, 2026Updated last month
- VNx: Vitis Network Examples☆158Aug 25, 2025Updated 7 months ago
- Build Customized FPGA Implementations for Vivado☆365Updated this week
- Vitis HLS Library for FINN☆218Feb 25, 2026Updated last month
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Fork of LLVM to support AMD AIEngine processors☆191Apr 3, 2026Updated last week
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 6 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆337Mar 27, 2026Updated 2 weeks ago
- SDAccel Examples☆362May 20, 2022Updated 3 years ago
- DPU on PYNQ☆246Aug 12, 2025Updated 7 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆887Jan 16, 2026Updated 2 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆910Mar 27, 2026Updated 2 weeks ago
- ☆320Apr 3, 2026Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆251Mar 10, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,650Feb 9, 2026Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- PYNQ Composabe Overlays☆76Jun 17, 2024Updated last year
- ☆36Aug 11, 2023Updated 2 years ago
- The Riallto Open Source Project from AMD☆85Apr 10, 2025Updated last year
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year