Alternatives and similar repositories for XRT

Users that are interested in XRT are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆576Updated last week
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,056Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆749Updated 2 weeks ago
• Xilinx / XilinxBoardStore
  ☆306Updated last week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆332Updated 11 months ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,501Updated last week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆403Updated 3 months ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆358Updated 3 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆373Updated 11 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆395Updated 2 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆527Updated 6 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆226Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆242Updated 3 weeks ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆883Updated 5 months ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆631Updated 3 weeks ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆919Updated last week
• Xilinx / Vitis-AI-Tutorials
  ☆485Updated 2 months ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆317Updated last week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆983Updated 6 months ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆135Updated last month
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆867Updated last month
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆750Updated 3 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆628Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆751Updated 3 months ago
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆288Updated 2 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆293Updated 3 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆436Updated 6 years ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆481Updated last month
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆352Updated last week