Alternatives and similar repositories for XRT

Users that are interested in XRT are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆540Updated 3 weeks ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆973Updated 2 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆684Updated last week
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,390Updated 3 weeks ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆357Updated 3 years ago
• Xilinx / XilinxBoardStore
  ☆288Updated this week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆319Updated 4 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆671Updated 3 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆825Updated 2 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆345Updated 4 months ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆126Updated 6 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆389Updated 7 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆828Updated this week
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆325Updated 5 years ago
• Xilinx / Vitis-AI-Tutorials
  ☆449Updated 11 months ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆560Updated this week
• Xilinx / FPGA_as_a_Service
  ☆155Updated 4 months ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆16Updated 9 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆421Updated 5 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆250Updated 4 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆210Updated last month
• OFS / opae-sdk
  Open Programmable Acceleration Engine
  ☆265Updated last week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆429Updated 2 weeks ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆221Updated last year
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆269Updated last month
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆261Updated last week
• Xilinx / Vitis-In-Depth-Tutorial
  ☆119Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆836Updated 4 months ago