Xilinx / XRT
Run Time for AIE and FPGA based platforms
☆571Updated this week
Alternatives and similar repositories for XRT:
Users that are interested in XRT are comparing it to the libraries listed below
- Vitis_Accel_Examples☆520Updated 2 months ago
- Vitis Libraries☆929Updated 2 months ago
- ☆630Updated 2 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆780Updated 2 months ago
- Vitis In-Depth Tutorials☆1,306Updated last week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆311Updated last week
- ☆272Updated last week
- Xilinx QDMA IP Drivers☆603Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆320Updated last week
- ☆422Updated 7 months ago
- SDAccel Examples☆356Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆405Updated 5 years ago
- ☆121Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆769Updated 5 months ago
- Dataflow compiler for QNN inference on FPGAs☆781Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆351Updated 2 weeks ago
- DPU on PYNQ☆208Updated last year
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆233Updated this week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- ☆149Updated this week
- Recipe for FPGA cooking☆288Updated 4 months ago
- SystemC Reference Implementation☆523Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 2 months ago
- Vitis HLS Library for FINN☆189Updated last month
- Build Customized FPGA Implementations for Vivado☆301Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆259Updated 3 weeks ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆417Updated 6 years ago
- Vitis HLS LLVM source code and examples☆381Updated 3 months ago
- AMD OpenNIC Project Overview☆239Updated 2 years ago
- ☆116Updated 3 years ago