Run Time for AIE and FPGA based platforms
☆651Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below
Sorting:
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- ☆160Jan 28, 2025Updated last year
- ☆137Nov 26, 2025Updated 3 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- ☆762Jan 22, 2026Updated last month
- Xilinx QDMA IP Drivers☆765Dec 4, 2025Updated 2 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆589Updated this week
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- Vitis HLS Library for FINN☆215Updated this week
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- Python Productivity for ZYNQ☆2,275Jan 20, 2026Updated last month
- The official Linux kernel from Xilinx☆1,526Updated this week
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Jun 17, 2020Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 2 weeks ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆327Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆315Updated this week
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,640Feb 9, 2026Updated 2 weeks ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- Fork of LLVM to support AMD AIEngine processors☆189Updated this week
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- ☆500Jan 16, 2026Updated last month
- The Riallto Open Source Project from AMD☆84Apr 10, 2025Updated 10 months ago
- Machine learning on FPGAs using HLS☆1,812Updated this week