Run Time for AIE and FPGA based platforms
☆664Jun 3, 2026Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis Libraries☆1,104Feb 10, 2026Updated 3 months ago
- Vitis_Accel_Examples☆595Mar 30, 2026Updated 2 months ago
- ☆161Jan 28, 2025Updated last year
- Vitis In-Depth Tutorials☆1,579May 22, 2026Updated 2 weeks ago
- ☆139Nov 26, 2025Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆104Jun 30, 2025Updated 11 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,786Feb 24, 2026Updated 3 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- Xilinx QDMA IP Drivers☆808Jun 1, 2026Updated last week
- 100 Gbps TCP/IP stack for Vitis shells☆234Apr 23, 2024Updated 2 years ago
- ☆786Mar 20, 2026Updated 2 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆649Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Dataflow compiler for QNN inference on FPGAs☆1,004Updated this week
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 5 years ago
- The official Linux kernel from Xilinx☆1,547Jun 3, 2026Updated last week
- VNx: Vitis Network Examples☆160Aug 25, 2025Updated 9 months ago
- Python Productivity for ZYNQ☆2,310Mar 2, 2026Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆381Jun 3, 2026Updated last week
- Vitis HLS Library for FINN☆224May 27, 2026Updated last week
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vitis HLS LLVM source code and examples☆410Sep 30, 2025Updated 8 months ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- Fork of LLVM to support AMD AIEngine processors☆202Updated this week
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆402Jun 1, 2026Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆900Jan 16, 2026Updated 4 months ago
- DPU on PYNQ☆247Aug 12, 2025Updated 9 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆930Apr 15, 2026Updated last month
- ☆328Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆259Mar 10, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,665May 19, 2026Updated 3 weeks ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- ☆38Aug 11, 2023Updated 2 years ago
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year