Xilinx / XRTLinks
Run Time for AIE and FPGA based platforms
☆603Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆546Updated last week
- Vitis Libraries☆979Updated 2 weeks ago
- ☆288Updated 3 weeks ago
- ☆687Updated 3 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- Vitis In-Depth Tutorials☆1,399Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- ☆118Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆810Updated 3 months ago
- SDAccel Examples☆357Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆835Updated this week
- ☆155Updated 4 months ago
- Vitis HLS LLVM source code and examples☆390Updated 8 months ago
- Xilinx Tcl Store☆359Updated 3 weeks ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆476Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- AMD OpenNIC Project Overview☆269Updated 2 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆267Updated this week
- DPU on PYNQ☆222Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆376Updated 2 weeks ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆830Updated 3 months ago
- Verilog PCI express components☆1,359Updated last year
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- The RIFFA development repository☆835Updated last year
- ☆128Updated 2 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆209Updated last year
- Build Customized FPGA Implementations for Vivado☆327Updated this week
- ☆449Updated last year
- ☆211Updated last week