Run Time for AIE and FPGA based platforms
☆649Mar 16, 2026Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below
Sorting:
- Vitis Libraries☆1,077Feb 10, 2026Updated last month
- Vitis_Accel_Examples☆583Mar 12, 2026Updated last week
- ☆160Jan 28, 2025Updated last year
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated last week
- ☆136Nov 26, 2025Updated 3 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,736Feb 24, 2026Updated 3 weeks ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- Introductory examples for using PYNQ with Alveo☆53Mar 14, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Xilinx QDMA IP Drivers☆775Feb 26, 2026Updated 3 weeks ago
- ☆768Jan 22, 2026Updated last month
- Dataflow compiler for QNN inference on FPGAs☆954Updated this week
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Jun 17, 2020Updated 5 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Updated this week
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- The official Linux kernel from Xilinx☆1,533Feb 26, 2026Updated 3 weeks ago
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- SDAccel Development Environment Tutorials☆109Apr 8, 2020Updated 5 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆330Mar 6, 2026Updated 2 weeks ago
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- DPU on PYNQ☆243Aug 12, 2025Updated 7 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆904Mar 2, 2026Updated 2 weeks ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated 2 months ago
- Fork of LLVM to support AMD AIEngine processors☆188Updated this week
- ☆317Mar 14, 2026Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆245Mar 10, 2026Updated last week
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,647Feb 9, 2026Updated last month
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- ☆36Aug 11, 2023Updated 2 years ago
- The Riallto Open Source Project from AMD☆85Apr 10, 2025Updated 11 months ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year