Xilinx / XRTLinks
Run Time for AIE and FPGA based platforms
☆641Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆578Updated last month
- Vitis Libraries☆1,058Updated last month
- ☆752Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Updated 11 months ago
- ☆311Updated last week
- SDAccel Examples☆359Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆887Updated 6 months ago
- Vitis In-Depth Tutorials☆1,519Updated 3 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆227Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated 11 months ago
- Vitis HLS LLVM source code and examples☆403Updated 3 months ago
- It's for SDC-AI Lecture Notes☆15Updated last year
- SystemC Reference Implementation☆632Updated last month
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆320Updated last week
- AMD OpenNIC Project Overview☆295Updated 3 years ago
- Xilinx QDMA IP Drivers☆753Updated last month
- ☆137Updated last month
- 수업 자료는 모두 여기에 업로드 됩니다.☆26Updated 3 years ago
- 과제는 여기에 제출합니다.☆25Updated 3 years ago
- ☆245Updated last month
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆532Updated 7 years ago
- Dataflow compiler for QNN inference on FPGAs☆929Updated this week
- ☆487Updated this week
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- Vitis HLS Library for FINN☆213Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆204Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆400Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆354Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆871Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago