Run Time for AIE and FPGA based platforms
☆661May 15, 2026Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis Libraries☆1,099Feb 10, 2026Updated 3 months ago
- Vitis_Accel_Examples☆594Mar 30, 2026Updated last month
- ☆161Jan 28, 2025Updated last year
- Vitis In-Depth Tutorials☆1,575Mar 25, 2026Updated last month
- ☆137Nov 26, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,776Feb 24, 2026Updated 2 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆340Jan 20, 2025Updated last year
- Xilinx QDMA IP Drivers☆800May 4, 2026Updated 2 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆232Apr 23, 2024Updated 2 years ago
- ☆785Mar 20, 2026Updated 2 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆635Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Dataflow compiler for QNN inference on FPGAs☆993Updated this week
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 5 years ago
- The official Linux kernel from Xilinx☆1,541May 14, 2026Updated last week
- VNx: Vitis Network Examples☆159Aug 25, 2025Updated 8 months ago
- Python Productivity for ZYNQ☆2,303Mar 2, 2026Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆375Updated this week
- Vitis HLS Library for FINN☆223Feb 25, 2026Updated 2 months ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Vitis HLS LLVM source code and examples☆409Sep 30, 2025Updated 7 months ago
- Fork of LLVM to support AMD AIEngine processors☆200Updated this week
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆356May 11, 2026Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆897Jan 16, 2026Updated 4 months ago
- DPU on PYNQ☆248Aug 12, 2025Updated 9 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆922Apr 15, 2026Updated last month
- ☆325May 14, 2026Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆257Mar 10, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,663May 11, 2026Updated last week
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- ☆38Aug 11, 2023Updated 2 years ago
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year