Run Time for AIE and FPGA based platforms
☆682Aug 28, 2026Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis Libraries☆1,123Jun 24, 2026Updated 2 months ago
- Vitis_Accel_Examples☆604Jun 15, 2026Updated 2 months ago
- ☆163Jan 28, 2025Updated last year
- Vitis In-Depth Tutorials☆1,607Aug 18, 2026Updated last week
- ☆140Jul 16, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆110Jun 30, 2025Updated last year
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,801Feb 24, 2026Updated 6 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- ☆804Jul 13, 2026Updated last month
- Xilinx DMA IP Drivers☆844Updated this week
- 100 Gbps TCP/IP stack for Vitis shells☆241Apr 23, 2024Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,045Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 6 years ago
- The official Linux kernel from Xilinx☆1,556Updated this week
- Fork of LLVM to support AMD AIEngine processors☆210Updated this week
- VNx: Vitis Network Examples☆164Aug 25, 2025Updated last year
- Python Productivity for ZYNQ☆2,341Updated this week
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆682Updated this week
- Build Customized FPGA Implementations for Vivado☆384Updated this week
- Vitis HLS Library for FINN☆227May 27, 2026Updated 3 months ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vitis HLS LLVM source code and examples☆414Aug 4, 2026Updated 3 weeks ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆27Nov 13, 2023Updated 2 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆446Aug 3, 2026Updated 3 weeks ago
- DPU on PYNQ☆248Aug 12, 2025Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆957Aug 3, 2026Updated 3 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆263Mar 10, 2026Updated 5 months ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,677Aug 6, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆332Aug 21, 2026Updated last week
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- AMD XDNA Driver (amdxdna.ko) for Linux and XRT SHIM library☆612Updated this week
- ☆39Aug 11, 2023Updated 3 years ago
- The Riallto Open Source Project from AMD☆87Apr 10, 2025Updated last year
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago