Alternatives and similar repositories for XRT

Users that are interested in XRT are comparing it to the libraries listed below

• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆559Updated last month
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,024Updated 2 weeks ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆607Updated 2 weeks ago
• Xilinx / XilinxBoardStore
  ☆298Updated last week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆395Updated last week
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆328Updated 8 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆719Updated 3 months ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆359Updated 3 years ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆384Updated 2 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆366Updated 8 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆225Updated 2 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆860Updated 3 months ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,453Updated last week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆430Updated 5 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆509Updated 6 years ago
• Xilinx / Vitis-AI-Tutorials
  ☆469Updated last year
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆291Updated last week
• Xilinx / Vitis_Embedded_Platform_Source
  ☆132Updated 3 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆722Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆611Updated last week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆462Updated 2 months ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆967Updated 3 months ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆853Updated this week
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆219Updated last year
• nvdla / vp
  Virtual Platform for NVDLA
  ☆153Updated 7 years ago
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆111Updated 5 years ago
• nvdla / sw
  NVDLA SW
  ☆506Updated 4 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆208Updated this week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆514Updated 10 months ago