Xilinx / XRTLinks
Run Time for AIE and FPGA based platforms
☆628Updated this week
Alternatives and similar repositories for XRT
Users that are interested in XRT are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆556Updated last month
- Vitis Libraries☆1,011Updated 3 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆324Updated 7 months ago
- ☆712Updated 2 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆363Updated 7 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆859Updated 2 months ago
- ☆295Updated 3 weeks ago
- SystemC Reference Implementation☆601Updated 3 months ago
- SDAccel Examples☆359Updated 3 years ago
- Vitis HLS LLVM source code and examples☆395Updated 11 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆218Updated last year
- Vitis In-Depth Tutorials☆1,443Updated 3 weeks ago
- ☆222Updated last month
- ☆131Updated 3 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆383Updated 2 months ago
- ☆465Updated last year
- It's for SDC-AI Lecture Notes☆15Updated last year
- Dataflow compiler for QNN inference on FPGAs☆868Updated last week
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆286Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- Vitis HLS Library for FINN☆206Updated last month
- Xilinx QDMA IP Drivers☆713Updated 3 weeks ago
- 수업 자료는 모두 여기에 업로드 됩니다.☆26Updated 3 years ago
- 과제는 여기에 제출합니다.☆25Updated 3 years ago
- AMD OpenNIC Project Overview☆281Updated 2 years ago
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- ☆118Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆281Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆461Updated last month