Xilinx / Vitis-AILinks
Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
☆1,653Updated 5 months ago
Alternatives and similar repositories for Vitis-AI
Users that are interested in Vitis-AI are comparing it to the libraries listed below
Sorting:
- ☆467Updated last year
- Vitis In-Depth Tutorials☆1,446Updated last week
- Dataflow compiler for QNN inference on FPGAs☆868Updated this week
- Vitis Libraries☆1,011Updated 3 weeks ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆873Updated last year
- Vitis_Accel_Examples☆558Updated last month
- Quantized Neural Networks (QNNs) on PYNQ☆700Updated 3 years ago
- ☆712Updated 2 months ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,336Updated 3 years ago
- Python Productivity for ZYNQ☆2,199Updated last week
- Run Time for AIE and FPGA based platforms☆628Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Machine learning on FPGAs using HLS☆1,624Updated last week
- Brevitas: neural network quantization in PyTorch☆1,384Updated 2 weeks ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- ☆248Updated 4 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆757Updated 8 years ago
- DPU on PYNQ☆227Updated last month
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆773Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- Berkeley's Spatial Array Generator☆1,051Updated 2 weeks ago
- Tutorial notebooks for hls4ml☆366Updated last month
- ☆450Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆300Updated 5 months ago
- 中文版 Parallel Programming for FPGAs☆746Updated last year
- RTL, Cmodel, and testbench for NVDLA☆1,930Updated 3 years ago
- A list of ICs and IPs for AI, Machine Learning and Deep Learning.☆1,688Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆363Updated 7 months ago
- ☆131Updated 3 months ago