Xilinx / Vitis-AI
Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
☆1,563Updated 6 months ago
Alternatives and similar repositories for Vitis-AI:
Users that are interested in Vitis-AI are comparing it to the libraries listed below
- ☆430Updated 9 months ago
- Dataflow compiler for QNN inference on FPGAs☆795Updated this week
- Vitis In-Depth Tutorials☆1,342Updated this week
- Vitis Libraries☆947Updated this week
- Vitis_Accel_Examples☆531Updated last month
- Machine learning on FPGAs using HLS☆1,401Updated this week
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆834Updated 7 months ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,287Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆751Updated 7 years ago
- ☆657Updated 4 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆681Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆579Updated this week
- Brevitas: neural network quantization in PyTorch☆1,278Updated this week
- DPU on PYNQ☆211Updated last year
- ☆247Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆312Updated 3 years ago
- Tutorial notebooks for hls4ml☆325Updated this week
- Implement Tiny YOLO v3 on ZYNQ☆282Updated 2 years ago
- Python Productivity for ZYNQ☆2,080Updated 5 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆331Updated 2 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆207Updated 2 months ago
- ☆117Updated 3 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆610Updated 6 years ago
- ☆122Updated 3 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆330Updated last year
- ☆75Updated 2 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆605Updated 5 years ago