Xilinx / Vitis-AILinks
Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
☆1,716Updated this week
Alternatives and similar repositories for Vitis-AI
Users that are interested in Vitis-AI are comparing it to the libraries listed below
Sorting:
- ☆493Updated 3 weeks ago
- Vitis In-Depth Tutorials☆1,521Updated last week
- Vitis Libraries☆1,065Updated last month
- Dataflow compiler for QNN inference on FPGAs☆933Updated last week
- Vitis_Accel_Examples☆582Updated last month
- Brevitas: neural network quantization in PyTorch☆1,482Updated this week
- ☆758Updated 2 weeks ago
- Run Time for AIE and FPGA based platforms☆648Updated this week
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆889Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,368Updated 3 years ago
- Machine learning on FPGAs using HLS☆1,785Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆703Updated 4 years ago
- Python Productivity for ZYNQ☆2,272Updated 2 weeks ago
- DPU on PYNQ☆242Updated 5 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆306Updated 9 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- ☆250Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆242Updated 5 months ago
- Tutorial notebooks for hls4ml☆404Updated 2 weeks ago
- ☆464Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆331Updated 4 years ago
- ☆137Updated 2 months ago
- Getting Started with Xilinx ML Suite☆338Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624Updated 7 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆622Updated 6 years ago
- ☆76Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆383Updated 2 years ago