Xilinx / Vitis-AILinks
Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
☆1,635Updated 4 months ago
Alternatives and similar repositories for Vitis-AI
Users that are interested in Vitis-AI are comparing it to the libraries listed below
Sorting:
- ☆456Updated last year
- Vitis In-Depth Tutorials☆1,428Updated last week
- Dataflow compiler for QNN inference on FPGAs☆854Updated last week
- Vitis Libraries☆997Updated 2 months ago
- Vitis_Accel_Examples☆554Updated last month
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆867Updated last year
- Quantized Neural Networks (QNNs) on PYNQ☆695Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆614Updated this week
- ☆705Updated last month
- Brevitas: neural network quantization in PyTorch☆1,364Updated this week
- Python Productivity for ZYNQ☆2,178Updated last week
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,326Updated 3 years ago
- Machine learning on FPGAs using HLS☆1,566Updated this week
- ☆439Updated 10 months ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆772Updated 5 years ago
- ☆248Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆429Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆224Updated 4 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆756Updated 8 years ago
- DPU on PYNQ☆225Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆296Updated 3 months ago
- Python on Zynq FPGA for Convolutional Neural Networks☆616Updated 7 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆159Updated 4 years ago
- Tutorial notebooks for hls4ml☆353Updated last month
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆490Updated 6 years ago
- Berkeley's Spatial Array Generator☆1,010Updated 3 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆350Updated last year
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago