Alternatives and similar repositories for Vitis-AI

Users that are interested in Vitis-AI are comparing it to the libraries listed below

• Xilinx / Vitis-AI-Tutorials
  ☆479Updated 3 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,481Updated 3 weeks ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆901Updated this week
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,045Updated last month
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆569Updated 3 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆633Updated this week
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆877Updated last year
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆702Updated 3 years ago
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,689Updated this week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆740Updated 4 months ago
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,356Updated 3 years ago
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,229Updated last week
• Xilinx / brevitas
  Brevitas: neural network quantization in PyTorch
  ☆1,428Updated last week
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆763Updated 8 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆435Updated 5 years ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆333Updated 6 years ago
• WalkerLau / Accelerating-CNN-with-FPGA
  This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
  ☆778Updated 5 years ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,964Updated 3 years ago
• Xilinx / QNN-MO-PYNQ
  ☆250Updated 5 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆232Updated 3 months ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆390Updated last week
• Xilinx / Vitis_Embedded_Platform_Source
  ☆133Updated 3 weeks ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆514Updated 6 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆326Updated 4 years ago
• Xilinx / PYNQ_Workshop
  ☆454Updated last year
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆370Updated 10 months ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆369Updated last year
• nvdla / sw
  NVDLA SW
  ☆508Updated 4 years ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆237Updated 2 months ago
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆339Updated 4 years ago