Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
☆1,723Updated this week
Alternatives and similar repositories for Vitis-AI
Users that are interested in Vitis-AI are comparing it to the libraries listed below
Sorting:
- ☆500Jan 16, 2026Updated last month
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- ☆76Jul 27, 2022Updated 3 years ago
- ☆137Nov 26, 2025Updated 3 months ago
- Python Productivity for ZYNQ☆2,275Jan 20, 2026Updated last month
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- Run Time for AIE and FPGA based platforms☆651Updated this week
- Machine learning on FPGAs using HLS☆1,812Updated this week
- ☆762Jan 22, 2026Updated last month
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆893Jul 29, 2024Updated last year
- Brevitas: neural network quantization in PyTorch☆1,488Updated this week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- PYNQ support and examples for Kria SOMs☆124Aug 20, 2024Updated last year
- Vitis HLS Library for FINN☆215Updated this week
- Kria Vitis platforms and overlays☆112May 17, 2025Updated 9 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆589Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- ☆117Jul 15, 2021Updated 4 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- ☆37Jun 1, 2022Updated 3 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768May 26, 2017Updated 8 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- Tutorial notebooks for hls4ml☆407Updated this week
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- ☆243Jun 21, 2022Updated 3 years ago