Alternatives and similar repositories for Vitis-AI

Users that are interested in Vitis-AI are comparing it to the libraries listed below

• Xilinx / Vitis-AI-Tutorials
  ☆460Updated last year
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,436Updated this week
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆859Updated this week
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,004Updated this week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,329Updated 3 years ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆623Updated this week
• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,598Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆556Updated last week
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆698Updated 3 years ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆868Updated last year
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆709Updated 2 months ago
• Xilinx / brevitas
  Brevitas: neural network quantization in PyTorch
  ☆1,372Updated 2 weeks ago
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,185Updated last week
• WalkerLau / Accelerating-CNN-with-FPGA
  This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
  ☆772Updated 5 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆428Updated 5 years ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆329Updated 6 years ago
• Xilinx / PYNQ_Workshop
  ☆442Updated 11 months ago
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,915Updated 3 years ago
• Xilinx / QNN-MO-PYNQ
  ☆248Updated 4 years ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆758Updated 8 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆226Updated 2 weeks ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆359Updated last week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,031Updated 4 months ago
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆339Updated 4 years ago
• basicmi / AI-Chip
  A list of ICs and IPs for AI, Machine Learning and Deep Learning.
  ☆1,688Updated last year
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆744Updated last year
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆319Updated 3 years ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆227Updated 5 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆354Updated 7 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆497Updated 6 years ago