Xilinx / open-nicLinks
AMD OpenNIC Project Overview
☆288Updated 2 years ago
Alternatives and similar repositories for open-nic
Users that are interested in open-nic are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC Shell includes the HDL source files☆132Updated 10 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆223Updated last year
- VNx: Vitis Network Examples☆155Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆200Updated last year
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆309Updated this week
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 10 months ago
- This repo contains the Limago code☆89Updated 6 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆133Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆151Updated 7 months ago
- PCI express simulation framework for Cocotb☆182Updated 2 months ago
- ☆48Updated 5 years ago
- ☆26Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- ☆53Updated last year
- Distributed Accelerator OS☆64Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆870Updated 4 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Example designs for FPGA Drive FMC☆275Updated 10 months ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Recipe for FPGA cooking☆306Updated last year
- ☆78Updated 2 months ago
- ☆306Updated this week
- NVMe Controller featuring Hardware Acceleration☆97Updated 4 years ago
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 9 months ago
- NetFPGA public repository☆182Updated 5 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- ☆234Updated 3 months ago
- NetFPGA 1G infrastructure and gateware☆380Updated 6 years ago