Xilinx/open-nic external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/open-nic

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/open-nic)

Close

Xilinx / open-nicView on GitHubMore

• External links
• Readme badge

AMD OpenNIC Project Overview

☆308Dec 20, 2022Updated 3 years ago

Alternatives and similar repositories for open-nic

Users that are interested in open-nic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• Xilinx / open-nic-shell

  View on GitHub
  AMD OpenNIC Shell includes the HDL source files
  ☆135Jan 2, 2025Updated last year
• Xilinx / open-nic-driver

  View on GitHub
  AMD OpenNIC driver includes the Linux kernel driver
  ☆73Jan 3, 2025Updated last year
• Xilinx / open-nic-dpdk

  View on GitHub
  DPDK Drivers for AMD OpenNIC
  ☆30Jul 20, 2023Updated 2 years ago
• Xilinx / xup_vitis_network_example

  View on GitHub
  VNx: Vitis Network Examples
  ☆157Aug 25, 2025Updated 6 months ago
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆907Mar 2, 2026Updated 3 weeks ago
• NetFPGA / NetFPGA-PLUS

  View on GitHub
  ☆57Jul 11, 2024Updated last year
• corundum / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,237Jul 5, 2024Updated last year
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆229Apr 23, 2024Updated last year
• esnet / esnet-smartnic-hw

  View on GitHub
  ESnet SmartNIC hardware design repository.
  ☆61Mar 11, 2026Updated last week
• axbryd / FlowBlaze

  View on GitHub
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆71Nov 16, 2022Updated 3 years ago
• Xilinx / ACCL

  View on GitHub
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆102Jun 30, 2025Updated 8 months ago
• Xilinx / RecoNIC

  View on GitHub
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆163Mar 20, 2025Updated last year
• opensmartnic / awesome-smartnic

  View on GitHub
  A curated list of awesome smartnic tutorials, papers and projects.
  ☆293Oct 27, 2025Updated 4 months ago
• fpgasystems / Coyote

  View on GitHub
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆331Mar 6, 2026Updated 2 weeks ago
• RC4ML / FpgaNIC

  View on GitHub
  FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
  ☆141Aug 17, 2023Updated 2 years ago
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆585Mar 12, 2026Updated last week
• NetTLP / adapter

  View on GitHub
  An FPGA-based NetTLP adapter
  ☆27Mar 10, 2020Updated 6 years ago
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆136Sep 11, 2021Updated 4 years ago
• corundum / ethernet-switch

  View on GitHub
  Ethernet switch implementation written in Verilog
  ☆62Jun 13, 2023Updated 2 years ago
• alexforencich / verilog-cam

  View on GitHub
  Verilog Content Addressable Memory Module
  ☆116Mar 2, 2022Updated 4 years ago
• ucsdsysnet / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆206May 4, 2024Updated last year
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆53Mar 14, 2023Updated 3 years ago
• missinglinkelectronics / dpdk-stable

  View on GitHub
  Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…
  ☆15Aug 24, 2023Updated 2 years ago
• Xilinx / pcie_qdma_ats_example

  View on GitHub
  ☆27Apr 28, 2021Updated 4 years ago
• axbryd / hXDP-Artifacts

  View on GitHub
  ☆60Oct 29, 2020Updated 5 years ago
• Xilinx / dma_ip_drivers

  View on GitHub
  Xilinx QDMA IP Drivers
  ☆775Feb 26, 2026Updated 3 weeks ago
• p4lang / pna

  View on GitHub
  Portable NIC Architecture
  ☆60Feb 15, 2024Updated 2 years ago
• maswx / vu13p

  View on GitHub
  国产VU13P加速卡资料
  ☆84Mar 17, 2025Updated last year
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 2 years ago
• hpcn-uam / efficient_checksum-offload-engine

  View on GitHub
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆18Aug 28, 2019Updated 6 years ago
• Xilinx / nanotube

  View on GitHub
  ☆106Sep 2, 2025Updated 6 months ago
• Xilinx / AVED

  View on GitHub
  Alveo Versal Example Design
  ☆61Jan 28, 2026Updated last month
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆49Dec 10, 2019Updated 6 years ago
• multitenancy-project / menshen

  View on GitHub
  ☆55Jun 22, 2022Updated 3 years ago
• Xilinx / xacc

  View on GitHub
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆22Mar 11, 2026Updated last week
• mcjtag / tcam

  View on GitHub
  TCAM (Ternary Content-Addressable Memory) in Verilog
  ☆55Oct 9, 2023Updated 2 years ago
• alexforencich / verilog-pcie

  View on GitHub
  Verilog PCI express components
  ☆1,553Apr 26, 2024Updated last year
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• l-nic / chipyard

  View on GitHub
  An Agile Chisel-Based SoC Design Framework
  ☆26Dec 29, 2021Updated 4 years ago