SDAccel Examples
☆360May 20, 2022Updated 4 years ago
Alternatives and similar repositories for SDAccel_Examples
Users that are interested in SDAccel_Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- ☆69Jul 5, 2021Updated 5 years ago
- ☆84Jul 16, 2020Updated 6 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,671Updated this week
- Vitis_Accel_Examples☆604Jun 15, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆26Dec 1, 2020Updated 5 years ago
- Build Customized FPGA Implementations for Vivado☆383Jul 30, 2026Updated last week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- ☆119Dec 20, 2017Updated 8 years ago
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- Vitis Libraries☆1,116Jun 24, 2026Updated last month
- ☆47Sep 4, 2020Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆343Jun 16, 2020Updated 6 years ago
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆679Updated this week
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆158Jan 23, 2020Updated 6 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆15Nov 7, 2022Updated 3 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,384Feb 14, 2022Updated 4 years ago
- Vitis HLS LLVM source code and examples☆413Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AWS F1 Xilinx Developer Labs☆29Jul 3, 2018Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- Vitis In-Depth Tutorials☆1,598Updated this week
- ☆34Dec 2, 2016Updated 9 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- ☆11Jul 20, 2018Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆240Apr 23, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆92Apr 15, 2020Updated 6 years ago
- ☆56Dec 10, 2019Updated 6 years ago
- ☆802Jul 13, 2026Updated 3 weeks ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- MAERI public release☆32Sep 8, 2021Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago