Xilinx/SDAccel_Examples external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/SDAccel_Examples

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/SDAccel_Examples)

Close

Xilinx / SDAccel_ExamplesView on GitHubMore

• External links
• Readme badge

SDAccel Examples

☆361May 20, 2022Updated 3 years ago

Alternatives and similar repositories for SDAccel_Examples

Users that are interested in SDAccel_Examples are comparing it to the libraries listed below

• Xilinx / SDAccel-Tutorials

  View on GitHub
  SDAccel Development Environment Tutorials
  ☆109Apr 8, 2020Updated 5 years ago
• Xilinx / Applications

  View on GitHub
  ☆68Jul 5, 2021Updated 4 years ago
• Xilinx / SDSoC_Examples

  View on GitHub
  ☆83Jul 16, 2020Updated 5 years ago
• aws / aws-fpga

  View on GitHub
  Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
  ☆1,645Feb 9, 2026Updated last month
• UCLA-VAST / hbmbench

  View on GitHub
  ☆24Dec 1, 2020Updated 5 years ago
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆583Mar 12, 2026Updated last week
• Xilinx / RapidWright

  View on GitHub
  Build Customized FPGA Implementations for Vivado
  ☆356Mar 4, 2026Updated 2 weeks ago
• definelicht / hlslib

  View on GitHub
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆335Jan 20, 2025Updated last year
• dicecco1 / fpga_caffe

  View on GitHub
  ☆119Dec 20, 2017Updated 8 years ago
• Xilinx / ml-suite

  View on GitHub
  Getting Started with Xilinx ML Suite
  ☆336Jan 6, 2021Updated 5 years ago
• Xilinx / Vitis_Libraries

  View on GitHub
  Vitis Libraries
  ☆1,077Feb 10, 2026Updated last month
• Xilinx / CHaiDNN

  View on GitHub
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆336Jul 9, 2019Updated 6 years ago
• Xilinx / Vitis-AWS-F1-Developer-Labs

  View on GitHub
  ☆47Sep 4, 2020Updated 5 years ago
• Xtra-Computing / ThunderGP

  View on GitHub
  HLS-based Graph Processing Framework on FPGAs
  ☆149Oct 11, 2022Updated 3 years ago
• Xilinx / gemx

  View on GitHub
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Nov 7, 2019Updated 6 years ago
• Xilinx / xfopencv

  View on GitHub
  ☆341Jun 16, 2020Updated 5 years ago
• Xilinx / XRT

  View on GitHub
  Run Time for AIE and FPGA based platforms
  ☆649Updated this week
• Xilinx / SDSoC-Tutorials

  View on GitHub
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆156Jan 23, 2020Updated 6 years ago
• intelsdi-x / fpga-nova

  View on GitHub
  Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.
  ☆16Nov 7, 2022Updated 3 years ago
• fpga-opencl-benchmarks / rodinia_fpga

  View on GitHub
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆31Apr 11, 2023Updated 2 years ago
• doonny / PipeCNN

  View on GitHub
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,367Feb 14, 2022Updated 4 years ago
• spcl / gemm_hls

  View on GitHub
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆376Jan 20, 2025Updated last year
• arrayfire / xilinx_demos

  View on GitHub
  OpenCL Demos for Xilinx FPGAs
  ☆31Dec 7, 2015Updated 10 years ago
• Xilinx / AWS-F1-Developer-Labs

  View on GitHub
  AWS F1 Xilinx Developer Labs
  ☆27Jul 3, 2018Updated 7 years ago
• Xilinx / HLS

  View on GitHub
  Vitis HLS LLVM source code and examples
  ☆406Sep 30, 2025Updated 5 months ago
• fpga-guide / aws-fpga-miner

  View on GitHub
  ☆11Jul 20, 2018Updated 7 years ago
• Xilinx / Vitis-Tutorials

  View on GitHub
  Vitis In-Depth Tutorials
  ☆1,536Mar 12, 2026Updated last week
• cornell-zhang / heterocl

  View on GitHub
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆340Apr 20, 2024Updated last year
• cornell-zhang / bnn-fpga

  View on GitHub
  Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)
  ☆312Nov 16, 2020Updated 5 years ago
• mlzxy / caffe-fpga-opencl

  View on GitHub
  ☆35Dec 2, 2016Updated 9 years ago
• necst / sdaccel_chisel_integration

  View on GitHub
  Chisel Project for Integrating RTL code into SDAccel
  ☆17Jan 12, 2018Updated 8 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆229Apr 23, 2024Updated last year
• Xilinx / LSTM-PYNQ

  View on GitHub
  ☆91Apr 15, 2020Updated 5 years ago
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆49Dec 10, 2019Updated 6 years ago
• maeri-project / MAERI_bsv_isca2018

  View on GitHub
  MAERI public release
  ☆31Sep 8, 2021Updated 4 years ago
• Xilinx / BNN-PYNQ

  View on GitHub
  Quantized Neural Networks (QNNs) on PYNQ
  ☆704Jan 4, 2022Updated 4 years ago
• Xilinx / Vitis-HLS-Introductory-Examples

  View on GitHub
  ☆768Jan 22, 2026Updated last month
• cornell-zhang / rosetta

  View on GitHub
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)
  ☆169Nov 7, 2023Updated 2 years ago
• DPCEKY / systolic-array

  View on GitHub
  HLS implemented systolic array structure
  ☆41Nov 13, 2017Updated 8 years ago