SDAccel Examples
☆360May 20, 2022Updated 4 years ago
Alternatives and similar repositories for SDAccel_Examples
Users that are interested in SDAccel_Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- ☆69Jul 5, 2021Updated 4 years ago
- ☆84Jul 16, 2020Updated 5 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,663May 11, 2026Updated last week
- ☆24Dec 1, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Vitis_Accel_Examples☆594Mar 30, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆375Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆340Jan 20, 2025Updated last year
- ☆119Dec 20, 2017Updated 8 years ago
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- Vitis Libraries☆1,099Feb 10, 2026Updated 3 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 6 years ago
- ☆48Sep 4, 2020Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Nov 7, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆344Jun 16, 2020Updated 5 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆661Updated this week
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆158Jan 23, 2020Updated 6 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,379Feb 14, 2022Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AWS F1 Xilinx Developer Labs☆29Jul 3, 2018Updated 7 years ago
- Vitis HLS LLVM source code and examples☆408Sep 30, 2025Updated 7 months ago
- ☆11Jul 20, 2018Updated 7 years ago
- Vitis In-Depth Tutorials☆1,575Mar 25, 2026Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- ☆35Dec 2, 2016Updated 9 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆313Nov 16, 2020Updated 5 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆232Apr 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆92Apr 15, 2020Updated 6 years ago
- ☆52Dec 10, 2019Updated 6 years ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- ☆785Mar 20, 2026Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆171Nov 7, 2023Updated 2 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago