Xilinx / SDAccel_ExamplesLinks
SDAccel Examples
☆357Updated 3 years ago
Alternatives and similar repositories for SDAccel_Examples
Users that are interested in SDAccel_Examples are comparing it to the libraries listed below
Sorting:
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆321Updated 5 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Vitis_Accel_Examples☆547Updated 2 weeks ago
- Documentation for NVDLA.☆250Updated 11 months ago
- ☆84Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆349Updated 5 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Build Customized FPGA Implementations for Vivado☆328Updated last week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 5 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆211Updated last year
- Run Time for AIE and FPGA based platforms☆606Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- ☆118Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆423Updated 5 years ago
- Virtual Platform for NVDLA☆148Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- Vitis HLS Library for FINN☆202Updated this week
- VNx: Vitis Network Examples☆150Updated 11 months ago
- Example designs for FPGA Drive FMC☆256Updated 6 months ago
- Network on Chip Simulator☆280Updated last year
- ☆129Updated last month