Alternatives and similar repositories for SDAccel_Examples

Users that are interested in SDAccel_Examples are comparing it to the libraries listed below

• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆111Updated 5 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆327Updated 7 months ago
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆339Updated 4 years ago
• nvdla / doc
  Documentation for NVDLA.
  ☆253Updated last month
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆332Updated 6 years ago
• OpenDLA / OpenDLA
  A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.
  ☆145Updated 7 years ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆558Updated last month
• Xilinx / SDSoC_Examples
  ☆84Updated 5 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆363Updated 7 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆628Updated this week
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated 7 months ago
• cornell-zhang / bnn-fpga
  Binarized Convolutional Neural Networks on Software-Programmable FPGAs
  ☆309Updated 4 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆338Updated last week
• hsharma35 / dnnweaver2
  Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
  ☆222Updated 6 years ago
• bu-icsg / dana
  Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
  ☆215Updated 5 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆218Updated last year
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆279Updated 5 years ago
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆281Updated 4 months ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆163Updated 3 years ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆302Updated 11 months ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆131Updated 3 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆118Updated 4 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆411Updated 6 years ago
• Xilinx / SDSoC-Tutorials
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆154Updated 5 years ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆153Updated 3 weeks ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆431Updated 5 years ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆201Updated 3 years ago
• nvdla / vp
  Virtual Platform for NVDLA
  ☆152Updated 7 years ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆395Updated 11 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last week