Xilinx / SDAccel_Examples
SDAccel Examples
☆357Updated 2 years ago
Alternatives and similar repositories for SDAccel_Examples:
Users that are interested in SDAccel_Examples are comparing it to the libraries listed below
- SDAccel Development Environment Tutorials☆108Updated 5 years ago
- Vitis_Accel_Examples☆536Updated last week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 3 months ago
- Documentation for NVDLA.☆247Updated 8 months ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆337Updated 3 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆141Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆407Updated 6 years ago
- ☆83Updated 4 years ago
- Recipe for FPGA cooking☆295Updated 6 months ago
- Example designs for FPGA Drive FMC☆244Updated 3 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- Python-based hardware modeling framework☆239Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆796Updated last month
- ☆331Updated 4 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆205Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- Build Customized FPGA Implementations for Vivado☆313Updated this week
- Run Time for AIE and FPGA based platforms☆591Updated this week
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆415Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- ☆286Updated last week
- Quantized Neural Networks (QNNs) on PYNQ☆684Updated 3 years ago