UCLA-VAST/hbmbench external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

UCLA-VAST/hbmbench

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/UCLA-VAST/hbmbench)

Close

UCLA-VAST / hbmbenchView on GitHubMore

• External links
• Readme badge

☆24Dec 1, 2020Updated 5 years ago

Alternatives and similar repositories for hbmbench

Users that are interested in hbmbench are comparing it to the libraries listed below

• SFU-HiAccel / uBench

  View on GitHub
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆31Dec 16, 2021Updated 4 years ago
• CGCL-codes / ScalaBFS

  View on GitHub
  A Scalable BFS Accelerator on FPGA-HBM Platform
  ☆15Feb 22, 2024Updated 2 years ago
• WenqiJiang / SC-ANN-FPGA

  View on GitHub
  ☆23May 30, 2025Updated 9 months ago
• fpgasystems / FPGA-Recommendation-Accelerator

  View on GitHub
  MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
  ☆19May 26, 2021Updated 4 years ago
• UCLA-VAST / AutoBridge

  View on GitHub
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆127Jan 3, 2023Updated 3 years ago
• UCLA-VAST / tapa

  View on GitHub
  TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.
  ☆182Aug 16, 2025Updated 6 months ago
• RC4ML / Shuhai

  View on GitHub
  Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…
  ☆116Jun 15, 2025Updated 8 months ago
• zhipengzhaocmu / HLS_NoC

  View on GitHub
  HLS code for Network on Chip (NoC)
  ☆22Sep 11, 2020Updated 5 years ago
• Xtra-Computing / ThunderGP

  View on GitHub
  HLS-based Graph Processing Framework on FPGAs
  ☆149Oct 11, 2022Updated 3 years ago
• sharc-lab / RealProbe

  View on GitHub
  ☆12Apr 15, 2025Updated 10 months ago
• UCLA-VAST / RapidStream

  View on GitHub
  [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
  ☆128Dec 20, 2022Updated 3 years ago
• ngiambla / libmem

  View on GitHub
  ☆10Jan 15, 2023Updated 3 years ago
• UCLA-VAST / FlexCNN

  View on GitHub
  ☆72Feb 16, 2023Updated 3 years ago
• DSDL-EE / PYNQ-ZU_Tutorial

  View on GitHub
  ☆13Aug 14, 2023Updated 2 years ago
• fpgadeveloper / ethernet-fmc-max-throughput

  View on GitHub
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆12Updated this week
• necst / cicero

  View on GitHub
  An accelerator to which you can offload RE matching
  ☆14Dec 22, 2024Updated last year
• necst / zynq_userspace_dma

  View on GitHub
  Userspace DMA library for Zynq-based SoCs
  ☆16Jan 22, 2019Updated 7 years ago
• Blaok / fpga-runtime

  View on GitHub
  ☆13Aug 1, 2024Updated last year
• he-actlab / planaria.code

  View on GitHub
  ☆29Nov 5, 2021Updated 4 years ago
• jianyicheng / DSS

  View on GitHub
  DASS HLS Compiler
  ☆29Oct 4, 2023Updated 2 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆229Apr 23, 2024Updated last year
• sfu-arch / X-Cache

  View on GitHub
  ☆15Jun 14, 2022Updated 3 years ago
• Reconfigurable-Computing / HLStoFPGA

  View on GitHub
  ☆12Jul 20, 2022Updated 3 years ago
• Digilent / NexysVideo

  View on GitHub
  ☆15Jul 25, 2017Updated 8 years ago
• WukLab / FPGA-OS

  View on GitHub
  ☆36Jan 21, 2021Updated 5 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization

  View on GitHub
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Feb 17, 2021Updated 5 years ago
• cornell-zhang / HiSparse

  View on GitHub
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆95Sep 27, 2024Updated last year
• pc2 / HPCC_FPGA

  View on GitHub
  A OpenCL-based FPGA benchmark suite for HPC
  ☆37Jan 29, 2026Updated last month
• UCLA-VAST / heterohalide

  View on GitHub
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Sep 14, 2020Updated 5 years ago
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆584Dec 17, 2025Updated 2 months ago
• fpgasystems / hacc

  View on GitHub
  ETHZ Heterogeneous Accelerated Compute Cluster.
  ☆38Oct 7, 2025Updated 4 months ago
• necst / xlnx-project-template

  View on GitHub
  Template Repository for Xilinx HLS design flow
  ☆12Nov 18, 2021Updated 4 years ago
• BrianHGinc / Verilog-Floating-Point-Clock-Divider

  View on GitHub
  Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…
  ☆21Feb 4, 2025Updated last year
• CastLab-KAIST / OpenMDS

  View on GitHub
  ☆14Jan 24, 2023Updated 3 years ago
• albertozeni / starlight

  View on GitHub
  Starlight: A Kernel Optimizer for GPU Processing
  ☆16Jan 10, 2024Updated 2 years ago
• UIUC-ChenLab / scalehls

  View on GitHub
  A scalable High-Level Synthesis framework on MLIR
  ☆289May 15, 2024Updated last year
• ted-xie / REAPR

  View on GitHub
  REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…
  ☆16Jun 29, 2019Updated 6 years ago
• UCLA-VAST / soda-compiler

  View on GitHub
  Stencil with Optimized Dataflow Architecture Compiler
  ☆17May 4, 2020Updated 5 years ago
• brigio345 / DaCH

  View on GitHub
  DaCH: dataflow cache for high-level synthesis.
  ☆20Jul 27, 2023Updated 2 years ago