Xilinx/SDAccel-Tutorials external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/SDAccel-Tutorials

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/SDAccel-Tutorials)

Close

Xilinx / SDAccel-TutorialsView on GitHubMore

• External links
• Readme badge

SDAccel Development Environment Tutorials

☆110Apr 8, 2020Updated 6 years ago

Alternatives and similar repositories for SDAccel-Tutorials

Users that are interested in SDAccel-Tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• Xilinx / SDAccel_Examples

  View on GitHub
  SDAccel Examples
  ☆362May 20, 2022Updated 3 years ago
• Xilinx / Applications

  View on GitHub
  ☆69Jul 5, 2021Updated 4 years ago
• Xilinx / Vitis-AWS-F1-Developer-Labs

  View on GitHub
  ☆48Sep 4, 2020Updated 5 years ago
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆590Mar 30, 2026Updated 3 weeks ago
• Xtra-Computing / ThunderGP

  View on GitHub
  HLS-based Graph Processing Framework on FPGAs
  ☆151Oct 11, 2022Updated 3 years ago
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• Xilinx / XRT

  View on GitHub
  Run Time for AIE and FPGA based platforms
  ☆658Updated this week
• Xilinx / PYNQ-HelloWorld

  View on GitHub
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆109Oct 31, 2022Updated 3 years ago
• UCLA-VAST / splag

  View on GitHub
  Accelerating SSSP for power-law graphs using an FPGA.
  ☆23Mar 29, 2022Updated 4 years ago
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆51Dec 10, 2019Updated 6 years ago
• Xilinx / SDSoC-Tutorials

  View on GitHub
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆157Jan 23, 2020Updated 6 years ago
• Xilinx / FPGA_as_a_Service

  View on GitHub
  ☆161Jan 28, 2025Updated last year
• Xilinx / xup_compute_acceleration

  View on GitHub
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆49Jul 24, 2024Updated last year
• doctor3w / HLS-Cryptography-Accelerator

  View on GitHub
  A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
  ☆18Dec 11, 2018Updated 7 years ago
• aws / aws-fpga

  View on GitHub
  Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
  ☆1,655Apr 15, 2026Updated 2 weeks ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• synergy-noc-generators / Proteus

  View on GitHub
  ☆10Jan 25, 2023Updated 3 years ago
• Xilinx / ml-suite

  View on GitHub
  Getting Started with Xilinx ML Suite
  ☆337Jan 6, 2021Updated 5 years ago
• Xilinx / Vitis-Tutorials

  View on GitHub
  Vitis In-Depth Tutorials
  ☆1,563Mar 25, 2026Updated last month
• definelicht / hlslib

  View on GitHub
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆338Jan 20, 2025Updated last year
• Xilinx / Vitis_Libraries

  View on GitHub
  Vitis Libraries
  ☆1,090Feb 10, 2026Updated 2 months ago
• spcl / hls_tutorial_examples

  View on GitHub
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆205Nov 14, 2021Updated 4 years ago
• aeonstasis / sssp-fpga

  View on GitHub
  Single-source shortest paths accelerated with AWS F1 FPGA
  ☆14May 2, 2018Updated 7 years ago
• maltanar / fpga-booleanring-bfs

  View on GitHub
  Hybrid BFS on Xilinx Zynq
  ☆18Jun 9, 2015Updated 10 years ago
• Xilinx / AVED

  View on GitHub
  Alveo Versal Example Design
  ☆65Jan 28, 2026Updated 3 months ago
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• Xilinx / SDSoC_Examples

  View on GitHub
  ☆84Jul 16, 2020Updated 5 years ago
• Xilinx / AWS-F1-Developer-Labs

  View on GitHub
  AWS F1 Xilinx Developer Labs
  ☆29Jul 3, 2018Updated 7 years ago
• mediroozmeh / FPGA_BitonicSorting

  View on GitHub
  Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code
  ☆17Nov 21, 2016Updated 9 years ago
• openrisc / openrisc.github.io

  View on GitHub
  Source for openrisc.io
  ☆13Jun 29, 2025Updated 10 months ago
• xupgit / Embedded-System-Design-Flow-on-Zynq

  View on GitHub
  Updated version of the XUP Workshops
  ☆13Aug 10, 2018Updated 7 years ago
• SFU-HiAccel / pasta

  View on GitHub
  [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs
  ☆14Jun 26, 2025Updated 10 months ago
• ATaylorCEngFIET / Building-Accelerated-Applications-with-Vitis

  View on GitHub
  Support material for the Building Accelerated Applications with Vitis webinar series
  ☆17Sep 10, 2020Updated 5 years ago
• gengyl08 / NetFPGA-10G

  View on GitHub
  Yilong's NetFPGA-10G Repo
  ☆13May 7, 2015Updated 10 years ago
• RISCV-on-Microsemi-FPGA / Documentation

  View on GitHub
  Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA
  ☆14Nov 21, 2018Updated 7 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• Liu-Cheng / graph_accelerator

  View on GitHub
  Graph accelerator on FPGAs and ASICs
  ☆11Aug 16, 2018Updated 7 years ago
• RISCV-on-Microsemi-FPGA / CPUs

  View on GitHub
  CPUs
  ☆17Dec 21, 2020Updated 5 years ago
• Liu-Cheng / graph-database-accel-survey

  View on GitHub
  ☆29Feb 2, 2017Updated 9 years ago
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆54Mar 14, 2023Updated 3 years ago
• Xilinx / XRM

  View on GitHub
  XRM (Xilinx FPGA Resource Manager) Document:
  ☆25Nov 13, 2023Updated 2 years ago
• byuccl / PYNQ-PRIO

  View on GitHub
  ☆15Apr 11, 2025Updated last year
• jgoeders / dac_sdc_2020

  View on GitHub
  DAC System Design Contest 2020
  ☆29Jun 11, 2020Updated 5 years ago