VNx: Vitis Network Examples
☆157Aug 25, 2025Updated 6 months ago
Alternatives and similar repositories for xup_vitis_network_example
Users that are interested in xup_vitis_network_example are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Apr 27, 2023Updated 2 years ago
- ☆57Jul 11, 2024Updated last year
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 2 weeks ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆327Updated this week
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Jun 17, 2020Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆135Sep 11, 2021Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- ☆36Jan 21, 2021Updated 5 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Jan 3, 2025Updated last year
- ☆13Aug 1, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Nov 21, 2024Updated last year
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Dec 21, 2020Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆2,214Jul 5, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆116Jun 15, 2025Updated 8 months ago
- ☆49Dec 10, 2019Updated 6 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- ☆55Jun 22, 2022Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆291Oct 27, 2025Updated 4 months ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆162Mar 20, 2025Updated 11 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆651Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year