Xilinx / xup_vitis_network_exampleLinks
VNx: Vitis Network Examples
☆153Updated last year
Alternatives and similar repositories for xup_vitis_network_example
Users that are interested in xup_vitis_network_example are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆215Updated last year
- This repo contains the Limago code☆86Updated 3 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆279Updated 3 weeks ago
- AMD OpenNIC Shell includes the HDL source files☆123Updated 7 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- AMD OpenNIC Project Overview☆276Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 5 months ago
- ☆25Updated 4 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆47Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆112Updated 2 months ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- ☆53Updated last year
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆198Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- ☆77Updated 10 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated last month
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated this week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago