Xilinx / xup_vitis_network_exampleLinks
VNx: Vitis Network Examples
☆151Updated last year
Alternatives and similar repositories for xup_vitis_network_example
Users that are interested in xup_vitis_network_example are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆211Updated last year
- AMD OpenNIC Shell includes the HDL source files☆117Updated 6 months ago
- This repo contains the Limago code☆85Updated 2 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆277Updated this week
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- AMD OpenNIC Project Overview☆273Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 5 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 4 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 6 months ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- ☆47Updated 5 years ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆53Updated last year
- ☆25Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆112Updated last month
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- Open source FPGA-based NIC and platform for in-network compute☆197Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆21Updated 2 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆69Updated 11 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated last week
- ☆77Updated 10 years ago