Xilinx / xup_vitis_network_exampleLinks
VNx: Vitis Network Examples
☆149Updated 10 months ago
Alternatives and similar repositories for xup_vitis_network_example
Users that are interested in xup_vitis_network_example are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆209Updated last year
- AMD OpenNIC Shell includes the HDL source files☆117Updated 4 months ago
- This repo contains the Limago code☆85Updated 3 weeks ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 4 months ago
- AMD OpenNIC Project Overview☆262Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆260Updated this week
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- ☆46Updated 5 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- ☆23Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆132Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆195Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- ☆51Updated 10 months ago
- PCI express simulation framework for Cocotb☆163Updated last month
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆127Updated last year
- Ethernet switch implementation written in Verilog☆47Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week