Xilinx / xup_vitis_network_example
VNx: Vitis Network Examples
☆144Updated 7 months ago
Alternatives and similar repositories for xup_vitis_network_example:
Users that are interested in xup_vitis_network_example are comparing it to the libraries listed below
- 100 Gbps TCP/IP stack for Vitis shells☆203Updated 11 months ago
- This repo contains the Limago code☆80Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆112Updated 2 months ago
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆245Updated last week
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 2 months ago
- AMD OpenNIC Project Overview☆248Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆121Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆190Updated 10 months ago
- Distributed Accelerator OS☆62Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 2 months ago
- ☆22Updated 3 years ago
- ☆46Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated 5 months ago
- SDAccel Development Environment Tutorials☆108Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆51Updated 8 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 6 months ago
- PCI express simulation framework for Cocotb☆154Updated last year
- Ethernet switch implementation written in Verilog☆44Updated last year
- ☆279Updated last week