Xilinx / xup_vitis_network_exampleLinks
VNx: Vitis Network Examples
☆155Updated 2 months ago
Alternatives and similar repositories for xup_vitis_network_example
Users that are interested in xup_vitis_network_example are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆223Updated last year
- AMD OpenNIC Shell includes the HDL source files☆132Updated 10 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆306Updated last week
- AMD OpenNIC Project Overview☆288Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆133Updated 4 years ago
- This repo contains the Limago code☆89Updated 6 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 10 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆151Updated 7 months ago
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- ☆48Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆200Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 9 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 4 months ago
- ☆53Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆331Updated 9 months ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- ☆26Updated 4 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆203Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆135Updated 2 years ago