Introductory examples for using PYNQ with Alveo
☆54Mar 14, 2023Updated 3 years ago
Alternatives and similar repositories for Alveo-PYNQ
Users that are interested in Alveo-PYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated 3 weeks ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago
- Vitis_Accel_Examples☆594Mar 30, 2026Updated last month
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- VNx: Vitis Network Examples☆159Aug 25, 2025Updated 9 months ago
- ☆13Aug 14, 2023Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Build Customized FPGA Implementations for Vivado☆375May 16, 2026Updated last week
- ☆73Feb 16, 2023Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆661May 15, 2026Updated last week
- ☆37Jun 1, 2022Updated 3 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆31Nov 8, 2025Updated 6 months ago
- RISC-V Integration for PYNQ☆178Jul 12, 2019Updated 6 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆61Nov 23, 2021Updated 4 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- AMD OpenNIC Shell includes the HDL source files☆140Jan 2, 2025Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- ☆74Feb 11, 2025Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 2 months ago
- AMD OpenNIC Project Overview☆324Dec 20, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Apr 11, 2025Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 4 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆233Apr 23, 2024Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago