Xilinx / Alveo-PYNQLinks
Introductory examples for using PYNQ with Alveo
☆52Updated 2 years ago
Alternatives and similar repositories for Alveo-PYNQ
Users that are interested in Alveo-PYNQ are comparing it to the libraries listed below
Sorting:
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- ☆30Updated 6 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Next generation CGRA generator☆114Updated this week
- SDAccel Development Environment Tutorials☆111Updated 5 years ago
- ☆87Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- ☆60Updated 5 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- ☆26Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Public release☆56Updated 6 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- ☆72Updated 2 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- DASS HLS Compiler☆29Updated 2 years ago