[FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
☆31Dec 16, 2021Updated 4 years ago
Alternatives and similar repositories for uBench
Users that are interested in uBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Dec 1, 2020Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆29May 18, 2025Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆20Apr 9, 2024Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆178Mar 12, 2026Updated 7 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆249Dec 8, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 2 months ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆67Mar 8, 2026Updated 7 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆21May 26, 2021Updated 5 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated last year
- ☆10Oct 14, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49May 21, 2022Updated 4 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 5 months ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆18May 20, 2022Updated 4 years ago
- [FCCM 2025 Best Paper Nominee] AutoNTT: Automatic Architecture Design and Exploration for Number Theoretic Transform Acceleration on FPGA…☆14Jul 16, 2025Updated last year
- ☆32Aug 21, 2021Updated 5 years ago
- Xilinx Modifications to Halide☆14May 3, 2021Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- ☆13Aug 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆67Jul 28, 2021Updated 5 years ago
- Vitis_Accel_Examples☆610Aug 31, 2026Updated last month
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- ☆13Apr 15, 2025Updated last year
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 10 months ago
- ☆35Jan 21, 2021Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 7 months ago
- An awesome curated list of languages and tools to program FPGAs☆76Jun 22, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 5 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆34Nov 8, 2025Updated 11 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆122Jun 15, 2025Updated last year
- Starlight: A Kernel Optimizer for GPU Processing☆17Jan 10, 2024Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- ☆21Oct 17, 2025Updated last year