[FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
☆31Dec 16, 2021Updated 4 years ago
Alternatives and similar repositories for uBench
Users that are interested in uBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Dec 1, 2020Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 11 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆169Mar 12, 2026Updated last month
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AutoSA: Polyhedral-Based Systolic Array Compiler☆241Dec 8, 2022Updated 3 years ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆188Mar 8, 2026Updated last month
- ☆13Apr 15, 2025Updated last year
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆98Sep 27, 2024Updated last year
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆32Aug 21, 2021Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- ☆13Aug 1, 2024Updated last year
- An awesome curated list of languages and tools to program FPGAs☆74Jun 22, 2022Updated 3 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- Vitis_Accel_Examples☆591Mar 30, 2026Updated last month
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Jul 28, 2021Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ETHZ Heterogeneous Accelerated Compute Cluster.☆39Oct 7, 2025Updated 6 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 4 months ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- FPGA version of Rodinia in HLS C/C++☆42Dec 24, 2020Updated 5 years ago
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆19May 23, 2024Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- A scalable High-Level Synthesis framework on MLIR☆295May 15, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tuning Assistant for Floating point to Fixed point Optimization☆19Mar 26, 2022Updated 4 years ago
- The Reconfigurable Solver for QP☆11Apr 19, 2023Updated 3 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆382Jan 20, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Mar 12, 2026Updated last month
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago