Xilinx / Get_Moving_With_AlveoLinks
 For publishing the source for UG1352 "Get Moving with Alveo"
☆50Updated 5 years ago
Alternatives and similar repositories for Get_Moving_With_Alveo
Users that are interested in Get_Moving_With_Alveo are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆154Updated 2 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 4 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆300Updated last week
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- AMD OpenNIC Shell includes the HDL source files☆131Updated 9 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- ☆24Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- This repo contains the Limago code☆87Updated 5 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 9 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- ☆34Updated last month
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆133Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆148Updated 7 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆26Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated 3 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago