Xilinx / Get_Moving_With_AlveoLinks
For publishing the source for UG1352 "Get Moving with Alveo"
☆50Updated 5 years ago
Alternatives and similar repositories for Get_Moving_With_Alveo
Users that are interested in Get_Moving_With_Alveo are comparing it to the libraries listed below
Sorting:
- VNx: Vitis Network Examples☆152Updated 3 weeks ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆115Updated 3 months ago
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆286Updated last week
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆127Updated 8 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 8 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆218Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- ☆24Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- AMD OpenNIC Project Overview☆281Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆144Updated 5 months ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆327Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- This repo contains the Limago code☆86Updated 4 months ago
- ☆25Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Fast and accurate DRAM power and energy estimation tool☆177Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- ☆47Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆130Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 7 months ago