This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multiple Alveo cards.
☆24Apr 27, 2023Updated 3 years ago
Alternatives and similar repositories for AlveoLink
Users that are interested in AlveoLink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆19Sep 7, 2026Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- VNx: Vitis Network Examples☆165Aug 25, 2025Updated last year
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 4 months ago
- ☆21Jun 15, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- ☆25May 9, 2019Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10Sep 2, 2026Updated 2 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆242Apr 23, 2024Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Resources for my first book☆22Jun 21, 2023Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆24May 3, 2026Updated 4 months ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆451Updated this week
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- Pairing operations over the BLS12-381 elliptic curve in Haskell☆14Feb 18, 2022Updated 4 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆42Aug 10, 2026Updated last month
- Alkali is a MLIR-based compiler infrastructure for SmartNICs. It allows developers to write target-independent programs, with the compile…☆30Sep 28, 2025Updated 11 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Record MPI operations on tape☆26Dec 13, 2023Updated 2 years ago
- Reed-Solomon Coding with Interleaving , available as a C program and python module.☆10Jun 2, 2015Updated 11 years ago
- The first version of TritonPart☆39Jul 25, 2026Updated last month
- Vitis_Accel_Examples☆605Aug 31, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Aug 12, 2022Updated 4 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆120Jun 15, 2025Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- E300 Development☆13Feb 1, 2024Updated 2 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago