Xilinx / AlveoLinkLinks
This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multiple Alveo cards.
☆22Updated 2 years ago
Alternatives and similar repositories for AlveoLink
Users that are interested in AlveoLink are comparing it to the libraries listed below
Sorting:
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- VNx: Vitis Network Examples☆154Updated last month
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆78Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- corundum work on vu13p☆19Updated last year
- ☆26Updated 4 years ago
- This repo contains the Limago code☆87Updated 5 months ago
- ☆24Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆46Updated 2 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆148Updated 7 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- BlackParrot on Zynq☆48Updated 2 weeks ago
- Alveo Versal Example Design☆47Updated 2 weeks ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Project repo for the POSH on-chip network generator☆50Updated 7 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆67Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 4 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- ☆27Updated last year