This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multiple Alveo cards.
☆24Apr 27, 2023Updated 2 years ago
Alternatives and similar repositories for AlveoLink
Users that are interested in AlveoLink are comparing it to the libraries listed below
Sorting:
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- ☆15Mar 13, 2026Updated last week
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆330Mar 6, 2026Updated 2 weeks ago
- SYCL-based Stencil Simulation Framework Targeting FPGAs☆17Aug 31, 2024Updated last year
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10Feb 11, 2026Updated last month
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- ☆25May 9, 2019Updated 6 years ago
- The first version of TritonPart☆33Jan 2, 2024Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- A research shell for Alveo V80☆27Dec 17, 2025Updated 3 months ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Distributed Accelerator OS☆65Apr 6, 2022Updated 3 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- Pairing operations over the BLS12-381 elliptic curve in Haskell☆14Feb 18, 2022Updated 4 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 10 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆20Updated this week
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- Reed-Solomon Coding with Interleaving , available as a C program and python module.☆10Jun 2, 2015Updated 10 years ago
- ucas五子棋作业☆28Jan 2, 2023Updated 3 years ago
- Vitis_Accel_Examples☆585Mar 12, 2026Updated last week
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Jun 17, 2020Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- ☆14Jan 24, 2023Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆43Feb 13, 2023Updated 3 years ago
- A terminal text editor written in MoonBit☆11Apr 7, 2025Updated 11 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year