Xilinx / AlveoLinkLinks
This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multiple Alveo cards.
☆22Updated 2 years ago
Alternatives and similar repositories for AlveoLink
Users that are interested in AlveoLink are comparing it to the libraries listed below
Sorting:
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 11 months ago
- ☆24Updated 5 years ago
- VNx: Vitis Network Examples☆155Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated 11 months ago
- ☆26Updated 4 years ago
- ☆79Updated 11 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- This repo contains the Limago code☆90Updated 7 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- BlackParrot on Zynq☆47Updated last week
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- corundum work on vu13p☆22Updated 2 years ago
- ☆70Updated 4 years ago
- ☆29Updated last year
- DaCH: dataflow cache for high-level synthesis.☆20Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 5 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆54Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago