Xilinx / AlveoLinkLinks
This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multiple Alveo cards.
☆21Updated 2 years ago
Alternatives and similar repositories for AlveoLink
Users that are interested in AlveoLink are comparing it to the libraries listed below
Sorting:
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- VNx: Vitis Network Examples☆153Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆25Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- AMD OpenNIC Shell includes the HDL source files☆123Updated 7 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- This repo contains the Limago code☆86Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- ☆77Updated 10 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- BlackParrot on Zynq☆44Updated 5 months ago
- corundum work on vu13p☆19Updated last year
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- ☆47Updated 5 years ago
- ☆24Updated 4 years ago
- DaCH: dataflow cache for high-level synthesis.☆18Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 5 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 2 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 5 months ago
- ☆64Updated 4 years ago