Xilinx/XilinxBoardStore external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/XilinxBoardStore

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/XilinxBoardStore)

Close

Xilinx / XilinxBoardStoreView on GitHubMore

• External links
• Readme badge

☆317Mar 14, 2026Updated last week

Alternatives and similar repositories for XilinxBoardStore

Users that are interested in XilinxBoardStore are comparing it to the libraries listed below

• Xilinx / XilinxCEDStore

  View on GitHub
  This store contains Configurable Example Designs.
  ☆52Feb 26, 2026Updated 3 weeks ago
• Xilinx / Vitis-Tutorials

  View on GitHub
  Vitis In-Depth Tutorials
  ☆1,545Mar 12, 2026Updated last week
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆585Mar 12, 2026Updated last week
• Xilinx / XilinxTclStore

  View on GitHub
  Xilinx Tcl Store
  ☆372Mar 11, 2026Updated last week
• Xilinx / open-nic-driver

  View on GitHub
  AMD OpenNIC driver includes the Linux kernel driver
  ☆73Jan 3, 2025Updated last year
• Xilinx / XRT

  View on GitHub
  Run Time for AIE and FPGA based platforms
  ☆649Updated this week
• Xilinx / Vitis_Libraries

  View on GitHub
  Vitis Libraries
  ☆1,077Feb 10, 2026Updated last month
• definelicht / hlslib

  View on GitHub
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆336Jan 20, 2025Updated last year
• Xilinx / open-nic

  View on GitHub
  AMD OpenNIC Project Overview
  ☆308Dec 20, 2022Updated 3 years ago
• strath-sdr / rfsoc_frequency_planner

  View on GitHub
  An RFSoC Frequency Planner developed using Python.
  ☆32May 22, 2023Updated 2 years ago
• Xilinx / hydra

  View on GitHub
  ☆14Feb 14, 2022Updated 4 years ago
• fpgadeveloper / zcu102-ethernet

  View on GitHub
  Design for using Ethernet on the ZCU102 development board
  ☆15Dec 18, 2019Updated 6 years ago
• Xilinx / xup_compute_acceleration

  View on GitHub
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Jul 24, 2024Updated last year
• Xilinx / RapidWright

  View on GitHub
  Build Customized FPGA Implementations for Vivado
  ☆356Mar 4, 2026Updated 2 weeks ago
• Xilinx / wireless-xorif

  View on GitHub
  ☆20Jun 3, 2025Updated 9 months ago
• Avnet / bdf

  View on GitHub
  Avnet Board Definition Files
  ☆141Jan 12, 2026Updated 2 months ago
• Xilinx / Vitis-HLS-Introductory-Examples

  View on GitHub
  ☆768Jan 22, 2026Updated last month
• Xilinx / PYNQ_Composable_Pipeline

  View on GitHub
  PYNQ Composabe Overlays
  ☆75Jun 17, 2024Updated last year
• os-fpga / GettingStartedWithFPGAs

  View on GitHub
  Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.
  ☆40Jul 3, 2023Updated 2 years ago
• Digilent / vivado-boards

  View on GitHub
  ☆491Jul 15, 2025Updated 8 months ago
• Xilinx / open-nic-shell

  View on GitHub
  AMD OpenNIC Shell includes the HDL source files
  ☆135Jan 2, 2025Updated last year
• Xilinx / Vitis_Model_Composer

  View on GitHub
  Vitis Model Composer Examples and Tutorials
  ☆120Updated this week
• Xilinx / finn-hlslib

  View on GitHub
  Vitis HLS Library for FINN
  ☆216Feb 25, 2026Updated 3 weeks ago
• strath-sdr / rfsoc_ofdm

  View on GitHub
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆59Jan 28, 2026Updated last month
• strath-sdr / pynq_agc

  View on GitHub
  Demonstration of Automatic Gain Control with PYNQ
  ☆17Jun 28, 2022Updated 3 years ago
• NetFPGA / NetFPGA-PLUS

  View on GitHub
  ☆57Jul 11, 2024Updated last year
• Xilinx / Vivado-Design-Tutorials

  View on GitHub
  ☆254Updated this week
• Xilinx / linux-xlnx

  View on GitHub
  The official Linux kernel from Xilinx
  ☆1,533Feb 26, 2026Updated 3 weeks ago
• Xilinx / device-tree-xlnx

  View on GitHub
  Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)
  ☆231Nov 20, 2025Updated 4 months ago
• slaclab / rogue

  View on GitHub
  SLAC Python Based Hardware Abstraction & Data Acquisition System
  ☆49Updated this week
• Avnet / hdl

  View on GitHub
  ☆115Mar 24, 2025Updated 11 months ago
• Xilinx / Embedded-Design-Tutorials

  View on GitHub
  ☆160Jan 9, 2026Updated 2 months ago
• Xilinx / Vitis_Embedded_Platform_Source

  View on GitHub
  ☆136Nov 26, 2025Updated 3 months ago
• spcl / gemm_hls

  View on GitHub
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆376Jan 20, 2025Updated last year
• alexforencich / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆67Aug 21, 2025Updated 7 months ago
• Xilinx / PYNQ

  View on GitHub
  Python Productivity for ZYNQ
  ☆2,284Mar 2, 2026Updated 2 weeks ago
• Xilinx / Vitis-AI

  View on GitHub
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,736Feb 24, 2026Updated 3 weeks ago
• cambridgehackers / connectal

  View on GitHub
  Connectal is a framework for software-driven hardware development.
  ☆178Oct 16, 2023Updated 2 years ago
• alexforencich / dma-bench

  View on GitHub
  ☆27Jun 12, 2022Updated 3 years ago