Xilinx / ACCLLinks
Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
☆97Updated 4 months ago
Alternatives and similar repositories for ACCL
Users that are interested in ACCL are comparing it to the libraries listed below
Sorting:
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- ☆105Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆34Updated last week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 11 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- SST Architectural Simulation Components and Libraries☆107Updated 2 weeks ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- ☆60Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆135Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 5 months ago
- ☆67Updated 4 years ago
- VNx: Vitis Network Examples☆155Updated 2 months ago
- ☆116Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- EQueue Dialect☆40Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆25Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆180Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago