Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
☆49Jul 24, 2024Updated 2 years ago
Alternatives and similar repositories for xup_compute_acceleration
Users that are interested in xup_compute_acceleration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆241Apr 23, 2024Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆110Jun 30, 2025Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Jun 30, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vitis_Accel_Examples☆604Updated this week
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 6 years ago
- ☆10May 20, 2022Updated 4 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆42Jul 24, 2024Updated 2 years ago
- Run Time for AIE and FPGA based platforms☆683Updated this week
- ☆14Feb 14, 2022Updated 4 years ago
- Vitis In-Depth Tutorials☆1,607Aug 18, 2026Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- ☆56Apr 19, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- Networking Overlay on PYNQ☆51Mar 5, 2019Updated 7 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- ☆20Sep 15, 2021Updated 4 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- ☆26Feb 15, 2025Updated last year
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- Vitis Libraries☆1,123Jun 24, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆12Aug 19, 2020Updated 6 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆43Aug 18, 2026Updated 2 weeks ago
- ☆15Apr 11, 2025Updated last year
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- A research shell for Alveo V80☆44Updated this week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆75Jul 1, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- ☆12Apr 7, 2020Updated 6 years ago
- Standalone Patatrack pixel tracking☆19Aug 25, 2026Updated last week
- AMD OpenNIC Shell includes the HDL source files☆153Jan 2, 2025Updated last year
- ☆805Jul 13, 2026Updated last month
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year