Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
☆48Jul 24, 2024Updated last year
Alternatives and similar repositories for xup_compute_acceleration
Users that are interested in xup_compute_acceleration are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- Standalone Patatrack pixel tracking☆18Aug 28, 2025Updated 6 months ago
- Run Time for AIE and FPGA based platforms☆651Feb 24, 2026Updated last week
- Networking Overlay on PYNQ☆50Mar 5, 2019Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Jun 17, 2020Updated 5 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- Vitis In-Depth Tutorials☆1,531Jan 29, 2026Updated last month
- SDAccel Development Environment Tutorials☆109Apr 8, 2020Updated 5 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆11Aug 1, 2024Updated last year
- ☆27Feb 15, 2025Updated last year
- ☆11Jan 8, 2021Updated 5 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Dec 18, 2024Updated last year
- ☆49Dec 10, 2019Updated 6 years ago
- Vitis Libraries☆1,076Feb 10, 2026Updated 3 weeks ago
- nuclio integration and demos with NVIDIA RAPIDS☆13Feb 2, 2020Updated 6 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- ☆12Aug 19, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆64Dec 5, 2025Updated 2 months ago
- ☆53Apr 19, 2019Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Advanced Encryption Standard (AES) SystemVerilog Core☆36Jan 2, 2018Updated 8 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ☆316Updated this week
- ☆763Jan 22, 2026Updated last month
- A research shell for Alveo V80☆26Dec 17, 2025Updated 2 months ago