Xilinx / xup_compute_acceleration
Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
☆46Updated 5 months ago
Alternatives and similar repositories for xup_compute_acceleration:
Users that are interested in xup_compute_acceleration are comparing it to the libraries listed below
- Introductory examples for using PYNQ with Alveo☆49Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 4 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆38Updated 5 months ago
- ☆27Updated 5 years ago
- FPGA version of Rodinia in HLS C/C++☆31Updated 4 years ago
- SDAccel Development Environment Tutorials☆108Updated 4 years ago
- ☆83Updated 7 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆66Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆119Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆84Updated 3 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 6 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆86Updated 10 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- ☆56Updated 4 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆198Updated 3 years ago
- Tutorials on HLS Design☆51Updated 5 years ago