Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
☆48Jul 24, 2024Updated last year
Alternatives and similar repositories for xup_compute_acceleration
Users that are interested in xup_compute_acceleration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- Introductory examples for using PYNQ with Alveo☆53Mar 14, 2023Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- Vitis_Accel_Examples☆585Mar 12, 2026Updated last week
- ☆14Feb 14, 2022Updated 4 years ago
- ☆10May 20, 2022Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Jun 17, 2020Updated 5 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- Run Time for AIE and FPGA based platforms☆649Mar 16, 2026Updated last week
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated last week
- ☆35Sep 12, 2019Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- ☆53Apr 19, 2019Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Networking Overlay on PYNQ☆50Mar 5, 2019Updated 7 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Vitis Libraries☆1,079Feb 10, 2026Updated last month
- ☆49Dec 10, 2019Updated 6 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 5 months ago
- ☆11Jan 8, 2021Updated 5 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆66Mar 2, 2026Updated 3 weeks ago
- ☆12Aug 19, 2020Updated 5 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆19Dec 14, 2022Updated 3 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated 2 months ago
- SDAccel Development Environment Tutorials☆109Apr 8, 2020Updated 5 years ago
- ☆12Apr 7, 2020Updated 5 years ago
- A research shell for Alveo V80☆28Dec 17, 2025Updated 3 months ago
- AMD Xilinx University Program Embedded tutorial☆46Feb 18, 2023Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Jan 2, 2025Updated last year
- FPGA version of Rodinia in HLS C/C++☆42Dec 24, 2020Updated 5 years ago
- Shouji is fast and accurate pre-alignment filter for banded sequence alignment calculation. Described in the Bioinformatics journal paper…☆18Jun 3, 2019Updated 6 years ago