Xilinx / xup_compute_accelerationLinks
Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
☆47Updated 10 months ago
Alternatives and similar repositories for xup_compute_acceleration
Users that are interested in xup_compute_acceleration are comparing it to the libraries listed below
Sorting:
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 10 months ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- ☆93Updated 11 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆29Updated 6 years ago
- FPGA version of Rodinia in HLS C/C++☆35Updated 4 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- ☆35Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- ☆87Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- ☆24Updated 4 years ago
- Vitis HLS Library for FINN☆197Updated last week
- ☆86Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago