Xilinx / Vitis-In-Depth-Tutorial
☆117Updated 3 years ago
Alternatives and similar repositories for Vitis-In-Depth-Tutorial:
Users that are interested in Vitis-In-Depth-Tutorial are comparing it to the libraries listed below
- ☆122Updated 3 months ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- DPU on PYNQ☆211Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- Vitis HLS Library for FINN☆190Updated this week
- ☆185Updated 2 months ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆148Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆103Updated 6 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆317Updated last month
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- ☆83Updated 4 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated 11 months ago
- Avnet Board Definition Files☆131Updated 2 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆329Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆106Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆198Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- Kria Vitis platforms and overlays☆95Updated last month
- SDAccel Development Environment Tutorials☆108Updated 4 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- Vitis_Accel_Examples☆531Updated 3 weeks ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- ☆246Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆70Updated 6 years ago