☆117Jul 15, 2021Updated 4 years ago
Alternatives and similar repositories for Vitis-In-Depth-Tutorial
Users that are interested in Vitis-In-Depth-Tutorial are comparing it to the libraries listed below
Sorting:
- ☆137Nov 26, 2025Updated 3 months ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- Support material for the Building Accelerated Applications with Vitis webinar series☆17Sep 10, 2020Updated 5 years ago
- ☆762Jan 22, 2026Updated last month
- ☆71Mar 22, 2020Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Oct 31, 2022Updated 3 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- ☆499Jan 16, 2026Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- ☆32Mar 31, 2025Updated 11 months ago
- ☆30Apr 26, 2019Updated 6 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ☆23Oct 7, 2021Updated 4 years ago
- ☆12Apr 7, 2020Updated 5 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- Ubuntu 20.04 Desktop for Ultra96/Ultra96-V2☆11Nov 27, 2021Updated 4 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- Xilinx Modifications to Halide☆14May 3, 2021Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 6 years ago
- Run Time for AIE and FPGA based platforms☆651Updated this week
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- Vitis HLS Library for FINN☆215Updated this week
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago