Vitis HLS LLVM source code and examples
☆414Aug 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for HLS
Users that are interested in HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆384Updated this week
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆193Aug 11, 2026Updated 2 weeks ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A scalable High-Level Synthesis framework on MLIR☆301May 15, 2024Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- Vitis Libraries☆1,123Jun 24, 2026Updated 2 months ago
- ☆804Jul 13, 2026Updated last month
- ☆43Oct 10, 2025Updated 10 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- XLS: Accelerated HW Synthesis☆1,844Updated this week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- ☆87Mar 5, 2024Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 5 years ago
- Circuit IR Compilers and Tools☆2,229Updated this week
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆99Jan 29, 2026Updated 7 months ago
- Vitis_Accel_Examples☆604Jun 15, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆104Sep 27, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- ☆74Feb 16, 2023Updated 3 years ago
- PandA-bambu public repository☆350Updated this week
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆300Jul 23, 2026Updated last month
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- Machine learning on FPGAs using HLS☆2,116Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,259Updated this week
- Vitis In-Depth Tutorials☆1,607Aug 18, 2026Updated last week
- Run Time for AIE and FPGA based platforms☆682Updated this week
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆612Aug 19, 2026Updated last week