Xilinx / HLSLinks
Vitis HLS LLVM source code and examples
☆394Updated 10 months ago
Alternatives and similar repositories for HLS
Users that are interested in HLS are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆336Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- ☆336Updated 11 months ago
- PandA-bambu public repository☆278Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆282Updated 2 weeks ago
- magma circuits☆261Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 7 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- ☆290Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- Code used in☆194Updated 8 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆424Updated this week
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- RISC-V SystemC-TLM simulator☆317Updated 8 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- Algorithmic C Datatypes☆129Updated 3 months ago