Xilinx / HLSLinks
Vitis HLS LLVM source code and examples
☆399Updated last month
Alternatives and similar repositories for HLS
Users that are interested in HLS are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆286Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆342Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆616Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆391Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆295Updated last week
- PandA-bambu public repository☆295Updated last month
- ☆355Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆542Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆273Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆436Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆331Updated 9 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆235Updated 11 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆468Updated 3 months ago
- Code used in☆198Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆300Updated 2 years ago
- magma circuits☆263Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆260Updated 5 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆328Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆317Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆218Updated 5 years ago
- ☆306Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆425Updated 2 months ago
- Python-based hardware modeling framework☆244Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆301Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- RISC-V CPU Core☆393Updated 4 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 6 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆166Updated last month
- SystemVerilog to Verilog conversion☆673Updated 2 weeks ago