Vitis HLS LLVM source code and examples
☆403Sep 30, 2025Updated 5 months ago
Alternatives and similar repositories for HLS
Users that are interested in HLS are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- ☆762Jan 22, 2026Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ☆87Mar 5, 2024Updated last year
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Circuit IR Compilers and Tools☆2,044Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- PandA-bambu public repository☆314Feb 10, 2026Updated 2 weeks ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- Vitis HLS Library for FINN☆215Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆589Updated this week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- Run Time for AIE and FPGA based platforms☆651Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- Machine learning on FPGAs using HLS☆1,812Updated this week
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago