Xilinx / HLSLinks
Vitis HLS LLVM source code and examples
☆389Updated 7 months ago
Alternatives and similar repositories for HLS
Users that are interested in HLS are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆277Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Bus bridges and other odds and ends☆563Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- PandA-bambu public repository☆267Updated 3 weeks ago
- ☆326Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- Common SystemVerilog components☆623Updated this week
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆702Updated last month
- ☆288Updated this week
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆494Updated 6 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- The OpenPiton Platform☆707Updated 2 weeks ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 3 weeks ago