Xilinx / HLSLinks
Vitis HLS LLVM source code and examples
☆395Updated last week
Alternatives and similar repositories for HLS
Users that are interested in HLS are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 3 weeks ago
- Build Customized FPGA Implementations for Vivado☆343Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆284Updated last week
- PandA-bambu public repository☆289Updated this week
- Python-based hardware modeling framework☆244Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆328Updated 8 months ago
- ☆346Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- ☆298Updated last week
- magma circuits☆262Updated 11 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆431Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- Code used in☆197Updated 8 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…