☆136Nov 26, 2025Updated 3 months ago
Alternatives and similar repositories for Vitis_Embedded_Platform_Source
Users that are interested in Vitis_Embedded_Platform_Source are comparing it to the libraries listed below
Sorting:
- Vitis_Accel_Examples☆583Mar 12, 2026Updated last week
- Vitis In-Depth Tutorials☆1,536Mar 12, 2026Updated last week
- ☆117Jul 15, 2021Updated 4 years ago
- Vitis Libraries☆1,077Feb 10, 2026Updated last month
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,736Feb 24, 2026Updated 3 weeks ago
- Run Time for AIE and FPGA based platforms☆649Updated this week
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- DPU on PYNQ☆243Aug 12, 2025Updated 7 months ago
- ☆25Jan 7, 2026Updated 2 months ago
- ☆19Nov 26, 2025Updated 3 months ago
- ☆16Oct 11, 2022Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- ☆768Jan 22, 2026Updated last month
- ☆502Jan 16, 2026Updated 2 months ago
- meta-petalinux distro layer supporting Xilinx Tools☆101Nov 20, 2025Updated 4 months ago
- ☆37Jun 1, 2022Updated 3 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆36Aug 11, 2023Updated 2 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 3 years ago
- Kria Vitis platforms and overlays☆114May 17, 2025Updated 10 months ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 6 months ago
- ☆12Aug 10, 2018Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆156Jan 23, 2020Updated 6 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- ☆13Apr 15, 2025Updated 11 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆27Jun 18, 2020Updated 5 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- Parse hardware design information to generate project specific machine configuration☆17Nov 20, 2025Updated 4 months ago
- Repo is used to store Doxygen documentation for BM drivers☆22Nov 26, 2025Updated 3 months ago
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆952Mar 13, 2026Updated last week