Xilinx / Vitis_Embedded_Platform_SourceLinks
☆132Updated 4 months ago
Alternatives and similar repositories for Vitis_Embedded_Platform_Source
Users that are interested in Vitis_Embedded_Platform_Source are comparing it to the libraries listed below
Sorting:
- ☆117Updated 4 years ago
- DPU on PYNQ☆228Updated 2 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated last month
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- Kria Vitis platforms and overlays☆107Updated 5 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆112Updated 7 years ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Avnet Board Definition Files☆135Updated last month
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- ☆303Updated last week
- SDAccel Development Environment Tutorials☆111Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- ☆230Updated 2 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 9 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆117Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- ☆471Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago