Xilinx / Vitis_Embedded_Platform_SourceLinks
☆133Updated 3 weeks ago
Alternatives and similar repositories for Vitis_Embedded_Platform_Source
Users that are interested in Vitis_Embedded_Platform_Source are comparing it to the libraries listed below
Sorting:
- ☆117Updated 4 years ago
- DPU on PYNQ☆231Updated 3 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated 2 months ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- Vitis HLS Library for FINN☆209Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Kria Vitis platforms and overlays☆107Updated 5 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆112Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆109Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆331Updated 9 months ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆333Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆370Updated 9 months ago
- Avnet Board Definition Files☆135Updated last month
- ☆83Updated 5 years ago
- Computer Vision Overlays on Pynq☆188Updated 6 years ago
- ☆234Updated 3 months ago
- ☆250Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆76Updated 2 years ago
- ☆306Updated this week
- Convolutional Neural Network Using High Level Synthesis☆89Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Xilinx Deep Learning IP☆94Updated 4 years ago