Xilinx / Vitis_Embedded_Platform_Source
☆124Updated 4 months ago
Alternatives and similar repositories for Vitis_Embedded_Platform_Source:
Users that are interested in Vitis_Embedded_Platform_Source are comparing it to the libraries listed below
- ☆117Updated 3 years ago
- DPU on PYNQ☆217Updated last year
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- Kria Vitis platforms and overlays☆98Updated last month
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆151Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- PYNQ Composabe Overlays☆71Updated 10 months ago
- Vitis HLS Library for FINN☆192Updated this week
- ☆83Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆108Updated 6 years ago
- Avnet Board Definition Files☆133Updated last week
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 3 months ago
- Vitis_Accel_Examples☆536Updated last week
- ☆286Updated last week
- SDAccel Development Environment Tutorials☆108Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆106Updated 8 months ago
- ☆198Updated last month
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆337Updated 3 months ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 4 years ago
- Vitis Model Composer Examples and Tutorials☆98Updated last week
- A FPGA Based CNN accelerator, following Google's TPU V1.☆149Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Example designs for FPGA Drive FMC☆244Updated 3 months ago