☆521Jan 16, 2026Updated 9 months ago
Alternatives and similar repositories for Vitis-AI-Tutorials
Users that are interested in Vitis-AI-Tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,813Feb 24, 2026Updated 8 months ago
- Vitis In-Depth Tutorials☆1,627Sep 9, 2026Updated last month
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Vitis Libraries☆1,133Sep 3, 2026Updated last month
- Kria Vitis platforms and overlays☆123Aug 7, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆79Jul 27, 2022Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,085Updated this week
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 6 years ago
- ☆825Jul 13, 2026Updated 3 months ago
- PYNQ support and examples for Kria SOMs☆145Aug 12, 2026Updated 2 months ago
- Vitis_Accel_Examples☆610Aug 31, 2026Updated last month
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- Machine learning on FPGAs using HLS☆2,195Updated this week
- ☆120Jul 15, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆17Mar 22, 2021Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆112Oct 31, 2022Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 7 months ago
- ☆141Jul 16, 2026Updated 3 months ago
- ☆33Mar 30, 2023Updated 3 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆14Apr 6, 2021Updated 5 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆931Jul 29, 2024Updated 2 years ago
- ☆16Jul 15, 2024Updated 2 years ago
- Tutorial notebooks for hls4ml☆452Oct 19, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Run Time for AIE and FPGA based platforms☆693Updated this week
- Python Productivity for ZYNQ☆2,376Oct 16, 2026Updated last week
- Vitis Model Composer Examples and Tutorials☆130Updated this week
- ☆246Jun 21, 2022Updated 4 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 6 years ago
- ☆17Oct 11, 2022Updated 4 years ago
- For v1.2 test☆12Sep 5, 2020Updated 6 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆12Sep 30, 2020Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆158Jan 23, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implement Tiny YOLO v3 on ZYNQ☆326Apr 14, 2025Updated last year
- ☆113Nov 30, 2023Updated 2 years ago
- ☆484Sep 10, 2024Updated 2 years ago
- ☆38Jul 3, 2024Updated 2 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- ☆37Jun 1, 2022Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago