Alternatives and similar repositories for Vitis-AI-Tutorials:

Users that are interested in Vitis-AI-Tutorials are comparing it to the libraries listed below

• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆216Updated last year
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆536Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆670Updated 5 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆954Updated 3 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,360Updated last week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆337Updated 3 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆212Updated 3 weeks ago
• Xilinx / QNN-MO-PYNQ
  ☆246Updated 4 years ago
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,575Updated 3 weeks ago
• Yu-Zhewen / Tiny_YOLO_v3_ZYNQ
  Implement Tiny YOLO v3 on ZYNQ
  ☆290Updated last week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆192Updated this week
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆806Updated this week
• Xilinx / Vitis_Embedded_Platform_Source
  ☆123Updated 4 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 3 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆268Updated 5 years ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆324Updated 5 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆318Updated 3 months ago
• Xilinx / PYNQ_Workshop
  ☆424Updated 7 months ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆317Updated 3 years ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆843Updated 8 months ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆335Updated 2 weeks ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆415Updated 5 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆154Updated 4 months ago
• Er1cZ / Deploying_CNN_on_FPGA_using_OpenCL
  Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…
  ☆108Updated 6 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆332Updated last year
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆234Updated 4 years ago
• embedeep / Free-TPU
  Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…
  ☆256Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆198Updated 3 weeks ago
• Xilinx / PYNQ-ComputerVision
  Computer Vision Overlays on Pynq
  ☆178Updated 5 years ago
• Xilinx / SDSoC-Tutorials
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆151Updated 5 years ago