☆499Jan 16, 2026Updated last month
Alternatives and similar repositories for Vitis-AI-Tutorials
Users that are interested in Vitis-AI-Tutorials are comparing it to the libraries listed below
Sorting:
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- Kria Vitis platforms and overlays☆112May 17, 2025Updated 9 months ago
- ☆76Jul 27, 2022Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- Vitis HLS Library for FINN☆215Updated this week
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- ☆762Jan 22, 2026Updated last month
- PYNQ support and examples for Kria SOMs☆124Aug 20, 2024Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- Machine learning on FPGAs using HLS☆1,812Updated this week
- ☆117Jul 15, 2021Updated 4 years ago
- ☆137Nov 26, 2025Updated 3 months ago
- ☆31Mar 30, 2023Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Oct 31, 2022Updated 3 years ago
- ☆15Mar 22, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆893Jul 29, 2024Updated last year
- ☆15Jul 15, 2024Updated last year
- Run Time for AIE and FPGA based platforms☆651Updated this week
- Tutorial notebooks for hls4ml☆407Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- Python Productivity for ZYNQ☆2,275Jan 20, 2026Updated last month
- ☆243Jun 21, 2022Updated 3 years ago
- ☆16Oct 11, 2022Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆310Apr 14, 2025Updated 10 months ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- Brevitas: neural network quantization in PyTorch☆1,488Updated this week
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Jan 23, 2020Updated 6 years ago