Alternatives and similar repositories for Vitis_with_100Gbps_TCP-IP

Users that are interested in Vitis_with_100Gbps_TCP-IP are comparing it to the libraries listed below

• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆156Updated 4 months ago
• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆134Updated 4 years ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆90Updated 8 months ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆294Updated 3 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆135Updated last year
• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆203Updated last year
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆320Updated this week
• Xilinx / HLS_packet_processing
  ☆48Updated 6 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆333Updated 11 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆186Updated 4 months ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆70Updated last year
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆113Updated 3 years ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆63Updated 3 years ago
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆309Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆245Updated last month
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆373Updated 11 months ago
• Xilinx / Get_Moving_With_Alveo
  For publishing the source for UG1352 "Get Moving with Alveo"
  ☆49Updated 5 years ago
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆109Updated 5 years ago
• OpenCAPI / oc-accel
  OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
  ☆73Updated last year
• Xilinx / pcie_qdma_ats_example
  ☆27Updated 4 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆284Updated last year
• Xilinx / XilinxBoardStore
  ☆311Updated last week
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆204Updated 4 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated 11 months ago
• anan-cn / Open-Source-Network-on-Chip-Router-RTL
  ☆80Updated 11 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆578Updated 3 weeks ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆354Updated this week
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆157Updated 9 months ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆201Updated 4 months ago