100 Gbps TCP/IP stack for Vitis shells
☆242Apr 23, 2024Updated 2 years ago
Alternatives and similar repositories for Vitis_with_100Gbps_TCP-IP
Users that are interested in Vitis_with_100Gbps_TCP-IP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VNx: Vitis Network Examples☆164Aug 25, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆959Aug 3, 2026Updated last month
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆154Jan 2, 2025Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆110Jun 30, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- This repo contains the Limago code☆96May 8, 2025Updated last year
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆450Sep 3, 2026Updated last week
- AMD OpenNIC Project Overview☆344Dec 20, 2022Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Jun 30, 2026Updated 2 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,461Jul 5, 2024Updated 2 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆26Dec 1, 2020Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆56Dec 10, 2019Updated 6 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆178Mar 20, 2025Updated last year
- Vitis_Accel_Examples☆605Aug 31, 2026Updated last week
- Run Time for AIE and FPGA based platforms☆685Updated this week
- ☆61Oct 29, 2020Updated 5 years ago
- ☆20Sep 15, 2021Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆84Jan 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆48Apr 3, 2023Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- ☆82Feb 5, 2022Updated 4 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Jul 28, 2021Updated 5 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 3 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆19Updated this week
- Verilog Ethernet components for FPGA implementation☆3,088Feb 27, 2025Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- NVMe Controller featuring Hardware Acceleration☆119Jun 23, 2021Updated 5 years ago
- ☆21Dec 9, 2018Updated 7 years ago