fastmachinelearning / hls4ml-tutorialLinks
Tutorial notebooks for hls4ml
☆346Updated last month
Alternatives and similar repositories for hls4ml-tutorial
Users that are interested in hls4ml-tutorial are comparing it to the libraries listed below
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆218Updated 3 months ago
- Dataflow compiler for QNN inference on FPGAs☆835Updated this week
- DPU on PYNQ☆222Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- Machine learning on FPGAs using HLS☆1,507Updated this week
- ☆431Updated 9 months ago
- ☆687Updated 3 weeks ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- ☆449Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Vitis_Accel_Examples☆546Updated 2 weeks ago
- ☆247Updated 4 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- ☆211Updated last week
- ☆118Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆476Updated 6 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- ☆92Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 6 years ago
- ☆89Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago