Alternatives and similar repositories for hls4ml-tutorial:

Users that are interested in hls4ml-tutorial are comparing it to the libraries listed below

• fastmachinelearning / hls4ml
  Machine learning on FPGAs using HLS
  ☆1,441Updated last week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆334Updated 2 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆211Updated 2 weeks ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆804Updated this week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆192Updated this week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆217Updated last year
• Xilinx / Vitis-AI-Tutorials
  ☆433Updated 9 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆534Updated last month
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆319Updated 2 months ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆199Updated 3 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆414Updated 5 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆268Updated 5 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆666Updated 4 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆197Updated 2 weeks ago
• thesps / conifer
  Fast inference of Boosted Decision Trees in FPGAs
  ☆52Updated last week
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆86Updated 4 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆452Updated 6 years ago
• hillhao / PYNQ-project
  PYNQ, Neural network Language model, Overlay
  ☆106Updated 5 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆317Updated 3 years ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆221Updated 5 months ago
• Xilinx / QNN-MO-PYNQ
  ☆247Updated 4 years ago
• Xilinx / PYNQ_Workshop
  ☆422Updated 7 months ago
• Xilinx / XilinxBoardStore
  ☆285Updated last week
• calad0i / HGQ
  High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs
  ☆27Updated this week
• Er1cZ / Deploying_CNN_on_FPGA_using_OpenCL
  Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…
  ☆106Updated 6 years ago
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆135Updated this week
• lirui-shanghaitech / CNN-Accelerator-VLSI
  Convolutional accelerator kernel, target ASIC & FPGA
  ☆189Updated 2 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆212Updated 7 years ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆324Updated 5 years ago
• Xilinx / PYNQ-ComputerVision
  Computer Vision Overlays on Pynq
  ☆178Updated 5 years ago