Tutorial notebooks for hls4ml
☆407Updated this week
Alternatives and similar repositories for hls4ml-tutorial
Users that are interested in hls4ml-tutorial are comparing it to the libraries listed below
Sorting:
- Machine learning on FPGAs using HLS☆1,812Updated this week
- Fast inference of Boosted Decision Trees in FPGAs☆57Jan 28, 2026Updated last month
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆12Aug 23, 2024Updated last year
- HLS & hls4ml Tutorial☆15Aug 5, 2020Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- Vitis HLS Library for FINN☆215Updated this week
- ☆762Jan 22, 2026Updated last month
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆178Feb 19, 2026Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- QKeras: a quantization deep learning library for Tensorflow Keras☆578Updated this week
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Jul 23, 2025Updated 7 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- ☆23May 8, 2025Updated 9 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- ☆500Jan 16, 2026Updated last month
- ☆462Sep 10, 2024Updated last year
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- ☆35Sep 12, 2019Updated 6 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated this week
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- Brevitas: neural network quantization in PyTorch☆1,488Updated this week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆352Feb 8, 2026Updated 3 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆622Jan 3, 2020Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago