fastmachinelearning / hls4ml-tutorialLinks
Tutorial notebooks for hls4ml
☆341Updated last week
Alternatives and similar repositories for hls4ml-tutorial
Users that are interested in hls4ml-tutorial are comparing it to the libraries listed below
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- Dataflow compiler for QNN inference on FPGAs☆828Updated last week
- Vitis HLS Library for FINN☆198Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- DPU on PYNQ☆221Updated last year
- Machine learning on FPGAs using HLS☆1,491Updated this week
- ☆449Updated 11 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- ☆684Updated last week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- ☆431Updated 8 months ago
- ☆247Updated 4 years ago
- ☆268Updated last year
- Vitis_Accel_Examples☆540Updated 3 weeks ago
- Implementation of CNN using Verilog☆217Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆466Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated last week
- Board files to build Ultra 96 PYNQ image☆155Updated 5 months ago
- ☆91Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆109Updated 6 years ago
- ☆107Updated 5 years ago