fastmachinelearning / hls4ml-tutorialLinks
Tutorial notebooks for hls4ml
☆353Updated last month
Alternatives and similar repositories for hls4ml-tutorial
Users that are interested in hls4ml-tutorial are comparing it to the libraries listed below
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆224Updated 4 months ago
- Dataflow compiler for QNN inference on FPGAs☆854Updated last week
- DPU on PYNQ☆225Updated last year
- Vitis HLS Library for FINN☆204Updated last week
- ☆456Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- ☆439Updated 10 months ago
- ☆705Updated last month
- Machine learning on FPGAs using HLS☆1,566Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆276Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- ☆248Updated 4 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆429Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆490Updated 6 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆31Updated 2 weeks ago
- ☆94Updated last year
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- ☆118Updated 4 years ago
- Vitis_Accel_Examples☆554Updated last month
- ☆216Updated last month
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆277Updated last year
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated 3 weeks ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- AMD University Program HLS tutorial☆99Updated 9 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago