Xilinx / xup_high_level_synthesis_design_flowLinks
AMD University Program HLS tutorial
☆116Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below
Sorting:
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- ☆97Updated last year
- IC implementation of Systolic Array for TPU☆290Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆134Updated 8 months ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- ☆33Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- IC implementation of TPU☆135Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- ☆120Updated 5 years ago
- ☆42Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated last week
- ☆70Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- AMD Xilinx University Program Embedded tutorial☆39Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago