AMD University Program HLS tutorial
☆136Oct 28, 2024Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jul 12, 2023Updated 3 years ago
- AMD Xilinx University Program Embedded tutorial☆53Feb 18, 2023Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆58Feb 13, 2023Updated 3 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- ☆16Jan 18, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- The repository for the 2024 IEEE Cloud Submission of OS4C☆10Oct 22, 2024Updated last year
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 4 months ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- ☆825Jul 13, 2026Updated 3 months ago
- ☆12Jul 20, 2022Updated 4 years ago
- ☆16Aug 6, 2022Updated 4 years ago
- PYNQ Bootcamp 2019-2026 teaching materials.☆55Jul 29, 2026Updated 2 months ago
- Support material for the Building Accelerated Applications with Vitis webinar series☆17Sep 10, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vitis In-Depth Tutorials☆1,624Sep 9, 2026Updated last month
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- ☆14Dec 10, 2022Updated 3 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆913Jan 16, 2026Updated 9 months ago
- ☆113Nov 30, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- ☆56Apr 19, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- A Cycle-level simulator for M2NDP☆47Aug 14, 2025Updated last year
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- AUP Learning Cloud is a customized JupyterHub platform that delivers an intuitive, hands‑on AI learning experience with AMD‑accelerated t…☆67Sep 30, 2026Updated 2 weeks ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 6 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- ☆16Dec 3, 2020Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source AI acceleration on FPGA: from ONNX to RTL☆61Oct 9, 2026Updated last week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆390Jan 20, 2025Updated last year
- ☆10Aug 30, 2024Updated 2 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- Python Productivity for ZYNQ☆2,372Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- ☆484Sep 10, 2024Updated 2 years ago