Xilinx / xup_high_level_synthesis_design_flowLinks
AMD University Program HLS tutorial
☆99Updated 9 months ago
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆204Updated last week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- IC implementation of TPU☆128Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago
- ☆94Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆83Updated 6 months ago
- DPU on PYNQ☆225Updated last year
- ☆65Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- ☆113Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆183Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆194Updated 6 years ago