AMD University Program HLS tutorial
☆126Oct 28, 2024Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jul 12, 2023Updated 2 years ago
- AMD Xilinx University Program Embedded tutorial☆50Feb 18, 2023Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆49Feb 13, 2023Updated 3 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- ☆16Jan 18, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆19Feb 16, 2024Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- ☆787Mar 20, 2026Updated 2 months ago
- ☆12Jul 20, 2022Updated 3 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆54Dec 18, 2024Updated last year
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 4 years ago
- Support material for the Building Accelerated Applications with Vitis webinar series☆17Sep 10, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆18May 4, 2024Updated 2 years ago
- Vitis In-Depth Tutorials☆1,576Mar 25, 2026Updated 2 months ago
- ☆13Dec 10, 2022Updated 3 years ago
- ☆106Nov 30, 2023Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆18Nov 6, 2025Updated 6 months ago
- A comprehensive repository for Compute Express Link (CXL) resources: covering research papers, specifications, simulation/emulation tools…☆25Feb 24, 2026Updated 3 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆897Jan 16, 2026Updated 4 months ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- ☆54Apr 19, 2019Updated 7 years ago
- A Cycle-level simulator for M2NDP☆37Aug 14, 2025Updated 9 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- ☆24Dec 1, 2020Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python Productivity for ZYNQ☆2,307Mar 2, 2026Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 10 months ago
- ☆15Dec 3, 2020Updated 5 years ago
- ☆474Sep 10, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 11 months ago