AMD University Program HLS tutorial
☆124Oct 28, 2024Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jul 12, 2023Updated 2 years ago
- AMD Xilinx University Program Embedded tutorial☆46Feb 18, 2023Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆44Feb 13, 2023Updated 3 years ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- ☆16Jan 18, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- ☆773Updated this week
- ☆12Jul 20, 2022Updated 3 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Dec 18, 2024Updated last year
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 4 years ago
- ☆104Nov 30, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆17May 4, 2024Updated last year
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated 2 weeks ago
- ☆13Dec 10, 2022Updated 3 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 4 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆885Jan 16, 2026Updated 2 months ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆48Sep 20, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- ☆53Apr 19, 2019Updated 6 years ago
- A Cycle-level simulator for M2NDP☆36Aug 14, 2025Updated 7 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Python Productivity for ZYNQ☆2,287Mar 2, 2026Updated 3 weeks ago
- ☆15Dec 3, 2020Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- ☆466Sep 10, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago