AMD University Program HLS tutorial
☆123Oct 28, 2024Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below
Sorting:
- ☆14Jul 12, 2023Updated 2 years ago
- AMD Xilinx University Program Embedded tutorial☆46Feb 18, 2023Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆43Feb 13, 2023Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- ☆16Jan 18, 2025Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Dec 18, 2024Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 4 months ago
- ☆763Jan 22, 2026Updated last month
- ☆12Jul 20, 2022Updated 3 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Support material for the Building Accelerated Applications with Vitis webinar series☆17Sep 10, 2020Updated 5 years ago
- ☆104Nov 30, 2023Updated 2 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Vitis In-Depth Tutorials☆1,531Jan 29, 2026Updated last month
- A Cycle-level simulator for M2NDP☆34Aug 14, 2025Updated 6 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Updated this week
- ☆12Apr 15, 2025Updated 10 months ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated last month
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- [PACT'24] GraNNDis. A fast and unified distributed graph neural network (GNN) training framework for both full-batch (full-graph) and min…☆10Aug 13, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- ☆14Oct 30, 2024Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆26Nov 9, 2022Updated 3 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆13Aug 23, 2024Updated last year