Xilinx / xup_high_level_synthesis_design_flowView external linksLinks
AMD University Program HLS tutorial
☆123Oct 28, 2024Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below
Sorting:
- ☆14Jul 12, 2023Updated 2 years ago
- AMD Xilinx University Program Embedded tutorial☆44Feb 18, 2023Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆43Feb 13, 2023Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Dec 18, 2024Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Nov 6, 2025Updated 3 months ago
- ☆760Jan 22, 2026Updated 3 weeks ago
- ☆12Jul 20, 2022Updated 3 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- ☆104Nov 30, 2023Updated 2 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- A Cycle-level simulator for M2NDP☆33Aug 14, 2025Updated 6 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Jan 20, 2025Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Jun 30, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆26Feb 6, 2026Updated last week
- Vitis In-Depth Tutorials☆1,523Jan 29, 2026Updated 2 weeks ago
- ☆12Apr 15, 2025Updated 9 months ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Jun 30, 2025Updated 7 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- ☆14Oct 30, 2024Updated last year
- [PACT'24] GraNNDis. A fast and unified distributed graph neural network (GNN) training framework for both full-batch (full-graph) and min…☆10Aug 13, 2024Updated last year
- ☆10Jan 15, 2023Updated 3 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Nov 9, 2022Updated 3 years ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆48Jan 5, 2026Updated last month
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆13Aug 23, 2024Updated last year
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago