Xilinx / xup_high_level_synthesis_design_flowLinks
AMD University Program HLS tutorial
☆112Updated 11 months ago
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆208Updated last week
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆153Updated 7 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆97Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆112Updated 2 months ago
- IC implementation of TPU☆131Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Verilog implementation of Softmax function☆70Updated 3 years ago
- ☆119Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- ☆33Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆166Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆160Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated 2 weeks ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- ☆42Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago