AMD University Program HLS tutorial
☆130Oct 28, 2024Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jul 12, 2023Updated 3 years ago
- AMD Xilinx University Program Embedded tutorial☆51Feb 18, 2023Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆51Feb 13, 2023Updated 3 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- ☆799Jul 13, 2026Updated 2 weeks ago
- ☆12Jul 20, 2022Updated 4 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- PYNQ Bootcamp 2019-2026 teaching materials.☆55Updated this week
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- Support material for the Building Accelerated Applications with Vitis webinar series☆17Sep 10, 2020Updated 5 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- Vitis In-Depth Tutorials☆1,595Jul 22, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- ☆108Nov 30, 2023Updated 2 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆903Jan 16, 2026Updated 6 months ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- ☆55Apr 19, 2019Updated 7 years ago
- A Cycle-level simulator for M2NDP☆42Aug 14, 2025Updated 11 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 6 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆106Jun 30, 2025Updated last year
- AUP Learning Cloud is a customized JupyterHub platform that delivers an intuitive, hands‑on AI learning experience with AMD‑accelerated t…☆49Updated this week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆56Jun 4, 2026Updated last month
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 3 months ago
- ☆16Dec 3, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python Productivity for ZYNQ☆2,330Jul 13, 2026Updated 2 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆130Dec 20, 2022Updated 3 years ago
- ☆10Aug 30, 2024Updated last year
- ☆479Sep 10, 2024Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆29Oct 6, 2025Updated 9 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated last year