AMD University Program HLS tutorial
☆135Oct 28, 2024Updated last year
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jul 12, 2023Updated 3 years ago
- AMD Xilinx University Program Embedded tutorial☆53Feb 18, 2023Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆58Feb 13, 2023Updated 3 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- ☆16Jan 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 3 months ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- ☆817Jul 13, 2026Updated 2 months ago
- ☆12Jul 20, 2022Updated 4 years ago
- PYNQ Bootcamp 2019-2026 teaching materials.☆55Jul 29, 2026Updated last month
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- Support material for the Building Accelerated Applications with Vitis webinar series☆17Sep 10, 2020Updated 6 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vitis In-Depth Tutorials☆1,617Sep 9, 2026Updated 2 weeks ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- ☆111Nov 30, 2023Updated 2 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆911Jan 16, 2026Updated 8 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- ☆56Apr 19, 2019Updated 7 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 6 years ago
- A Cycle-level simulator for M2NDP☆44Aug 14, 2025Updated last year
- ☆26Dec 1, 2020Updated 5 years ago
- AUP Learning Cloud is a customized JupyterHub platform that delivers an intuitive, hands‑on AI learning experience with AMD‑accelerated t…☆65Updated this week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆60Aug 25, 2026Updated last month
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 5 months ago
- ☆16Dec 3, 2020Updated 5 years ago
- Python Productivity for ZYNQ☆2,356Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆133Dec 20, 2022Updated 3 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- ☆483Sep 10, 2024Updated 2 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆30Oct 6, 2025Updated 11 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated last year