Xilinx / xup_high_level_synthesis_design_flowLinks
AMD University Program HLS tutorial
☆95Updated 7 months ago
Alternatives and similar repositories for xup_high_level_synthesis_design_flow
Users that are interested in xup_high_level_synthesis_design_flow are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- ☆91Updated last year
- ☆65Updated 6 years ago
- Vitis HLS Library for FINN☆198Updated this week
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- IC implementation of TPU☆125Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆111Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆125Updated 3 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- ☆33Updated 8 months ago
- ☆39Updated 4 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆119Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- PYNQ Composabe Overlays☆72Updated 11 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago