☆29Jun 10, 2019Updated 6 years ago
Alternatives and similar repositories for Open-Dnn
Users that are interested in Open-Dnn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- ☆22Feb 18, 2025Updated last year
- Vitis AI Lab: MNIST classifier☆19Aug 11, 2022Updated 3 years ago
- ☆24Mar 28, 2023Updated 2 years ago
- ☆244Jun 21, 2022Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- ☆25May 9, 2019Updated 6 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆227Apr 22, 2019Updated 6 years ago
- ☆61Aug 4, 2023Updated 2 years ago
- ☆12Jul 24, 2018Updated 7 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆183Apr 25, 2022Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- ACM TODAES Best Paper Award, 2022☆34Oct 24, 2023Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- The code for our paper "Neural Architecture Search as Program Transformation Exploration"☆16Apr 28, 2021Updated 4 years ago
- ☆768Jan 22, 2026Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- ☆73Mar 22, 2020Updated 6 years ago
- ☆44Jun 30, 2024Updated last year
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 6 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- ☆119Dec 20, 2017Updated 8 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- ☆19Jun 17, 2022Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆53Jul 24, 2019Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year