microideax / Open-DnnLinks
☆29Updated 6 years ago
Alternatives and similar repositories for Open-Dnn
Users that are interested in Open-Dnn are comparing it to the libraries listed below
Sorting:
- ☆29Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆71Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆32Updated 4 years ago
- ☆25Updated last year
- ☆72Updated 2 years ago
- ☆41Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- agile hardware-software co-design☆51Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated last week
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆16Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- ☆24Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago