☆29Jun 10, 2019Updated 6 years ago
Alternatives and similar repositories for Open-Dnn
Users that are interested in Open-Dnn are comparing it to the libraries listed below
Sorting:
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- ☆22Mar 28, 2023Updated 2 years ago
- ☆22Feb 18, 2025Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- ☆25May 9, 2019Updated 6 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- The code for our paper "Neural Architecture Search as Program Transformation Exploration"☆16Apr 28, 2021Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Aug 11, 2022Updated 3 years ago
- ☆19Jun 17, 2022Updated 3 years ago
- ☆762Jan 22, 2026Updated last month
- ☆24Nov 24, 2018Updated 7 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- ☆42Jun 30, 2024Updated last year
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- Accelio based network block device☆22Jul 18, 2016Updated 9 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆182Apr 25, 2022Updated 3 years ago
- https://rs3lab.github.io/SynCord/☆26Nov 23, 2022Updated 3 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- ☆23Jul 21, 2022Updated 3 years ago
- ☆24Mar 6, 2020Updated 5 years ago
- ☆53Jul 24, 2019Updated 6 years ago
- This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…☆25Apr 29, 2024Updated last year
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 6 years ago
- ☆29Nov 5, 2021Updated 4 years ago