cornell-zhang / rosetta
Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs
☆165Updated last year
Alternatives and similar repositories for rosetta:
Users that are interested in rosetta are comparing it to the libraries listed below
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆119Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆130Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆229Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆212Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆198Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- An integrated CGRA design framework☆86Updated 4 months ago
- HLS-based Graph Processing Framework on FPGAs☆145Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆176Updated 7 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- Vitis HLS Library for FINN☆190Updated 2 weeks ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆63Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆150Updated this week
- ☆87Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆71Updated 2 years ago
- SDAccel Development Environment Tutorials☆108Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆317Updated last month
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆100Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆173Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated last year