Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)
☆170Nov 7, 2023Updated 2 years ago
Alternatives and similar repositories for rosetta
Users that are interested in rosetta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- QuickEst repository: Quick Estimation of Quality of Results☆26Oct 23, 2018Updated 7 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆27Jun 18, 2020Updated 5 years ago
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Apr 4, 2025Updated 11 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Conditional channel- and precision-pruning on neural networks☆72Mar 4, 2020Updated 6 years ago
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- ☆45Mar 21, 2020Updated 6 years ago
- GraphZoom: A Multi-level Spectral Approach for Accurate and Scalable Graph Embedding (ICLR'20 Oral)☆113Mar 24, 2023Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆42Dec 24, 2020Updated 5 years ago
- DNN quantization with outlier channel splitting (ICML'19)☆113Mar 21, 2020Updated 6 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Dec 19, 2025Updated 3 months ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated 2 weeks ago
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- ☆16Oct 25, 2022Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆312Nov 16, 2020Updated 5 years ago
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆42Apr 6, 2024Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Allo Accelerator Design and Programming Framework (PLDI'24)☆361Mar 13, 2026Updated last week
- Spector: An OpenCL FPGA Benchmark Suite☆49Feb 2, 2019Updated 7 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago