Dataflow QNN inference accelerator examples on FPGAs
☆263Mar 10, 2026Updated 5 months ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dataflow compiler for QNN inference on FPGAs☆1,045Updated this week
- Vitis HLS Library for FINN☆227May 27, 2026Updated 3 months ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 4 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 5 years ago
- Brevitas: neural network quantization in PyTorch☆1,567Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆191Jun 10, 2026Updated 2 months ago
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆120Jun 12, 2024Updated 2 years ago
- ☆479Sep 10, 2024Updated last year
- Tutorial notebooks for hls4ml☆442Aug 17, 2026Updated 2 weeks ago
- Machine learning on FPGAs using HLS☆2,116Updated this week
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆110Jun 30, 2025Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Python Productivity for ZYNQ☆2,341Updated this week
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jul 28, 2026Updated last month
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆29Oct 6, 2025Updated 10 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆111Oct 31, 2022Updated 3 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆143May 10, 2024Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆104Sep 27, 2024Updated last year
- ☆34Nov 7, 2024Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- ☆804Jul 13, 2026Updated last month
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆47Jul 3, 2025Updated last year
- Vitis In-Depth Tutorials☆1,607Aug 18, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Oct 29, 2021Updated 4 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,801Feb 24, 2026Updated 6 months ago
- ☆513Jan 16, 2026Updated 7 months ago
- An FPGA Accelerator for Transformer Inference☆97Apr 29, 2022Updated 4 years ago
- Vitis Libraries☆1,123Jun 24, 2026Updated 2 months ago
- Low-Precision YOLO on PYNQ with FINN☆38Nov 26, 2023Updated 2 years ago
- Run Time for AIE and FPGA based platforms☆682Updated this week