Xilinx / finn-examplesLinks
Dataflow QNN inference accelerator examples on FPGAs
☆239Updated 3 months ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆210Updated 2 months ago
- DPU on PYNQ☆234Updated 3 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Tutorial notebooks for hls4ml☆393Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆372Updated 10 months ago
- AMD University Program HLS tutorial☆120Updated last year
- ☆100Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆167Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆292Updated 9 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- ☆483Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆139Updated 9 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆213Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆195Updated 7 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆113Updated 7 years ago
- ☆250Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆436Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆332Updated 10 months ago
- ☆123Updated 5 years ago