Xilinx / finn-examplesLinks
Dataflow QNN inference accelerator examples on FPGAs
☆231Updated 3 weeks ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆206Updated last month
- DPU on PYNQ☆227Updated last month
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- AMD University Program HLS tutorial☆107Updated 10 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆363Updated 7 months ago
- Tutorial notebooks for hls4ml☆366Updated last month
- ☆96Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆225Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆156Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆160Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- IC implementation of Systolic Array for TPU☆277Updated 10 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆129Updated 7 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆187Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- Research and Materials on Hardware implementation of Transformer Model☆280Updated 6 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆200Updated 5 years ago
- ☆248Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- ☆116Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆193Updated 7 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago