Xilinx / finn-examplesLinks
Dataflow QNN inference accelerator examples on FPGAs
☆224Updated 4 months ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆204Updated last week
- DPU on PYNQ☆225Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- AMD University Program HLS tutorial☆99Updated 9 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- ☆94Updated last year
- Tutorial notebooks for hls4ml☆353Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆276Updated 5 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Research and Materials on Hardware implementation of Transformer Model☆273Updated 5 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆429Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆183Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- ☆456Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- ☆248Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- IC implementation of TPU☆128Updated 5 years ago