Xilinx / finn-examplesLinks
Dataflow QNN inference accelerator examples on FPGAs
☆218Updated 3 months ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- DPU on PYNQ☆222Updated last year
- Tutorial notebooks for hls4ml☆346Updated last month
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆835Updated this week
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- ☆92Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- PYNQ Composabe Overlays☆73Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆151Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Research and Materials on Hardware implementation of Transformer Model☆265Updated 3 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 4 months ago
- ☆247Updated 4 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- ☆89Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆19Updated this week
- ☆118Updated 3 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 6 years ago
- ☆94Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆109Updated 10 months ago