Xilinx / finn-examplesLinks
Dataflow QNN inference accelerator examples on FPGAs
☆236Updated 2 months ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below
Sorting:
- DPU on PYNQ☆228Updated 2 months ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Tutorial notebooks for hls4ml☆382Updated this week
- ☆97Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 9 months ago
- AMD University Program HLS tutorial☆116Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- ☆250Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆134Updated 8 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- ☆454Updated last year
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆112Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- IC implementation of Systolic Array for TPU☆290Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆291Updated last year
- ☆471Updated last week
- Dataflow compiler for QNN inference on FPGAs☆891Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆433Updated 5 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆33Updated 3 months ago