Xilinx / finn-examplesLinks
Dataflow QNN inference accelerator examples on FPGAs
☆217Updated 2 months ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆198Updated this week
- DPU on PYNQ☆221Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- Tutorial notebooks for hls4ml☆341Updated last week
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- AMD University Program HLS tutorial☆95Updated 7 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- ☆91Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- ☆247Updated 4 years ago
- ☆119Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆828Updated this week
- Board files to build Ultra 96 PYNQ image☆155Updated 5 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- Implementation of CNN using Verilog☆217Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- ☆210Updated last month
- ☆684Updated last week