Dataflow QNN inference accelerator examples on FPGAs
☆244Aug 26, 2025Updated 6 months ago
Alternatives and similar repositories for finn-examples
Users that are interested in finn-examples are comparing it to the libraries listed below
Sorting:
- Dataflow compiler for QNN inference on FPGAs☆945Updated this week
- Vitis HLS Library for FINN☆215Updated this week
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Brevitas: neural network quantization in PyTorch☆1,488Updated this week
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆178Feb 19, 2026Updated last week
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- ☆462Sep 10, 2024Updated last year
- Tutorial notebooks for hls4ml☆407Feb 23, 2026Updated last week
- Machine learning on FPGAs using HLS☆1,812Updated this week
- ☆91Apr 15, 2020Updated 5 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- Python Productivity for ZYNQ☆2,275Jan 20, 2026Updated last month
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- ☆762Jan 22, 2026Updated last month
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 4 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Oct 31, 2022Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- ☆31Nov 7, 2024Updated last year
- ☆500Jan 16, 2026Updated last month
- Run Time for AIE and FPGA based platforms☆651Updated this week
- Vitis In-Depth Tutorials☆1,531Jan 29, 2026Updated last month
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆43Jul 3, 2025Updated 7 months ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆51Jan 12, 2026Updated last month