☆104Nov 30, 2023Updated 2 years ago
Alternatives and similar repositories for PYNQ_tutorials
Users that are interested in PYNQ_tutorials are comparing it to the libraries listed below
Sorting:
- ☆465Sep 10, 2024Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- ☆160Jan 9, 2026Updated 2 months ago
- ☆16Mar 22, 2021Updated 4 years ago
- ☆768Jan 22, 2026Updated last month
- ☆18Jul 19, 2018Updated 7 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- This is a 3-layer SNN for MNIST☆14May 11, 2022Updated 3 years ago
- AMD University Program HLS tutorial☆124Oct 28, 2024Updated last year
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- ☆10Jun 7, 2022Updated 3 years ago
- ☆10Aug 30, 2024Updated last year
- PYNQ-Z1 board files for Vivado☆35Jan 8, 2022Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆126Aug 20, 2024Updated last year
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Design contest for DAC 2018☆17Apr 12, 2018Updated 7 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆245Mar 10, 2026Updated last week
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆43Jan 28, 2026Updated last month
- ☆11Mar 4, 2025Updated last year
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- ☆502Jan 16, 2026Updated 2 months ago
- ☆253Jan 30, 2026Updated last month
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- Model deployment, Yolov4, xilinx, Ultra96_v2.☆15Nov 4, 2021Updated 4 years ago
- Vitis_Accel_Examples☆583Mar 12, 2026Updated last week
- ☆17Mar 2, 2021Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆36Jan 24, 2023Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆53Mar 14, 2023Updated 3 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- AMD Xilinx University Program Embedded tutorial☆46Feb 18, 2023Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Oct 29, 2021Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Feb 28, 2026Updated 2 weeks ago