☆106Nov 30, 2023Updated 2 years ago
Alternatives and similar repositories for PYNQ_tutorials
Users that are interested in PYNQ_tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆471Sep 10, 2024Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- ☆19Jul 19, 2018Updated 7 years ago
- ☆783Mar 20, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Nov 30, 2023Updated 2 years ago
- ☆55May 17, 2021Updated 4 years ago
- AMD University Program HLS tutorial☆125Oct 28, 2024Updated last year
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 8 months ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 6 months ago
- ☆10Jun 7, 2022Updated 3 years ago
- ☆10Aug 30, 2024Updated last year
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆18May 4, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PYNQ-Z1 board files for Vivado☆35Jan 8, 2022Updated 4 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- PYNQ support and examples for Kria SOMs☆128Mar 27, 2026Updated last month
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆253Mar 10, 2026Updated last month
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆43Jan 28, 2026Updated 3 months ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆43Sep 9, 2024Updated last year
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆510Jan 16, 2026Updated 3 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆16Jun 23, 2020Updated 5 years ago
- ☆260Mar 19, 2026Updated last month
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 3 years ago
- Model deployment, Yolov4, xilinx, Ultra96_v2.☆15Nov 4, 2021Updated 4 years ago
- ☆16Mar 2, 2021Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆36Jan 24, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- A collection of Opal Kelly provided design resources☆18Nov 7, 2025Updated 5 months ago
- Vitis HLS Library for FINN☆220Feb 25, 2026Updated 2 months ago
- ☆13May 27, 2024Updated last year
- AMD Xilinx University Program Embedded tutorial☆49Feb 18, 2023Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Oct 29, 2021Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago