cathalmccabe / PYNQ_tutorialsLinks
☆91Updated last year
Alternatives and similar repositories for PYNQ_tutorials
Users that are interested in PYNQ_tutorials are comparing it to the libraries listed below
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- AMD University Program HLS tutorial☆95Updated 7 months ago
- DPU on PYNQ☆221Updated last year
- PYNQ Composabe Overlays☆72Updated 11 months ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Vitis HLS Library for FINN☆198Updated this week
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- ☆52Updated 6 years ago
- ☆210Updated last month
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- ☆65Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆58Updated 2 months ago
- PYNQ support and examples for Kria SOMs☆109Updated 9 months ago
- Board files to build Ultra 96 PYNQ image☆155Updated 5 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- RISC-V Integration for PYNQ☆173Updated 5 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆146Updated last year
- Implementation of CNN using Verilog☆217Updated 7 years ago