☆109Nov 30, 2023Updated 2 years ago
Alternatives and similar repositories for PYNQ_tutorials
Users that are interested in PYNQ_tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆479Sep 10, 2024Updated last year
- ☆171Jan 9, 2026Updated 7 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 8 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- ☆804Jul 13, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆19Jul 19, 2018Updated 8 years ago
- This is a 3-layer SNN for MNIST☆15May 11, 2022Updated 4 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆118Mar 14, 2025Updated last year
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- Python Productivity for ZYNQ☆2,341Updated this week
- AMD University Program HLS tutorial☆131Oct 28, 2024Updated last year
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆29Oct 6, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Jun 7, 2022Updated 4 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- Python productivity for RFSoC platforms☆100Updated this week
- PYNQ-Z1 board files for Vivado☆36Jan 8, 2022Updated 4 years ago
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆45Jan 28, 2026Updated 7 months ago
- PYNQ demo as seen at FPL 2018☆22Nov 23, 2020Updated 5 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆45Sep 9, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Jun 30, 2026Updated 2 months ago
- ☆513Jan 16, 2026Updated 7 months ago
- Vitis_Accel_Examples☆604Jun 15, 2026Updated 2 months ago
- ☆58May 17, 2021Updated 5 years ago
- ☆280Aug 21, 2026Updated last week
- ☆30Mar 21, 2018Updated 8 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- ☆11Mar 4, 2025Updated last year
- Model deployment, Yolov4, xilinx, Ultra96_v2.☆16Nov 4, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Jan 15, 2023Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆37Jan 24, 2023Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- Fork of LLVM to support AMD AIEngine processors☆210Updated this week
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- AMD Xilinx University Program Embedded tutorial☆52Feb 18, 2023Updated 3 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Aug 12, 2026Updated 2 weeks ago