OpenXuantie - OpenE906 Core
☆153Jun 28, 2024Updated last year
Alternatives and similar repositories for opene906
Users that are interested in opene906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆172Jun 28, 2024Updated last year
- OpenXuantie - OpenC906 Core☆393Jun 28, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,397Jun 28, 2024Updated last year
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- Nuclei Board Labs☆59Jan 8, 2024Updated 2 years ago
- ☆17Feb 11, 2026Updated last month
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- Open IP in Hardware Description Language.☆30Sep 4, 2023Updated 2 years ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- An open-source microcontroller system based on RISC-V☆1,017Feb 6, 2024Updated 2 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆53Sep 6, 2014Updated 11 years ago
- ☆24May 26, 2022Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆85Aug 14, 2025Updated 7 months ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 10 years ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆102Jun 24, 2025Updated 8 months ago
- automatic-verilog based on vimscript☆284Oct 24, 2023Updated 2 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆51Jul 30, 2025Updated 7 months ago