XUANTIE-RV / opene906
OpenXuantie - OpenE906 Core
☆137Updated 8 months ago
Alternatives and similar repositories for opene906:
Users that are interested in opene906 are comparing it to the libraries listed below
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆153Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Basic RISC-V Test SoC☆114Updated 5 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- ☆78Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 8 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- ☆63Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Verilog implementation of a RISC-V core☆108Updated 6 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆170Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- OpenXuantie - OpenC906 Core☆340Updated 8 months ago
- SystemC/TLM-2.0 Co-simulation framework☆236Updated 4 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆22Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- ☆36Updated 6 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- ☆124Updated 2 weeks ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- AHB3-Lite Interconnect☆85Updated 10 months ago
- VeeR EL2 Core☆266Updated this week