XUANTIE-RV / opene906Links
OpenXuantie - OpenE906 Core
☆140Updated last year
Alternatives and similar repositories for opene906
Users that are interested in opene906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆156Updated last year
- ☆95Updated last month
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- Verilog UART☆182Updated 12 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆189Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- OpenXuantie - OpenC906 Core☆369Updated last year
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- AHB3-Lite Interconnect☆93Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆144Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ☆189Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆244Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago