XUANTIE-RV / opene906Links
OpenXuantie - OpenE906 Core
☆139Updated last year
Alternatives and similar repositories for opene906
Users that are interested in opene906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆153Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆159Updated last year
- ☆89Updated 4 months ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- OpenXuantie - OpenC906 Core☆361Updated last year
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- AHB3-Lite Interconnect☆90Updated last year
- Verilog UART☆177Updated 12 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆186Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆240Updated 2 years ago
- ☆143Updated 4 years ago
- I2C controller core☆47Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago