OpenXuantie - OpenE906 Core
☆167Jun 28, 2024Updated last year
Alternatives and similar repositories for opene906
Users that are interested in opene906 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenE902 Core☆178Jun 28, 2024Updated last year
- OpenXuantie - OpenC906 Core☆402Jun 28, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,442Jun 28, 2024Updated last year
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- IC design and development should be faster，simpler and more reliable☆1,998Dec 31, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Nuclei Board Labs☆60Jan 8, 2024Updated 2 years ago
- ☆19Jun 5, 2026Updated last week
- ☆16Dec 4, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,856Aug 6, 2025Updated 10 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated 2 weeks ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 2 years ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- An open-source microcontroller system based on RISC-V☆1,040Feb 6, 2024Updated 2 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,845Mar 24, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆55Sep 6, 2014Updated 11 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- AHB DMA 32 / 64 bits☆62Jul 17, 2014Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- A collection of license features from a varity of EDA vendors☆88Apr 29, 2026Updated last month
- ☆25May 26, 2022Updated 4 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆103Jun 24, 2025Updated 11 months ago
- RISC-V CPU Core☆434Jun 24, 2025Updated 11 months ago
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆53Jul 30, 2025Updated 10 months ago