The Ultra-Low Power RISC Core
☆15May 5, 2020Updated 6 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- XTRX PCI driver for linux☆18Mar 19, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- ☆13Oct 16, 2026Updated 3 weeks ago
- RISCV model for Verilator/FPGA targets☆58Oct 17, 2019Updated 7 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆18Nov 6, 2018Updated 8 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Human Activity Recognition Using Convolutional Neural Network in Keras for SensorTile (STMicroelectronics)☆11Jul 16, 2019Updated 7 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 6 years ago
- This patch will make dwm run "~/.dwm/autostart_blocking.sh" and "~/.dwm/autostart.sh &" before entering the handler loop.☆11Oct 2, 2012Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- I2C controller core from Opencores.org☆29Oct 5, 2011Updated 15 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- Language for simplifying parameterized RTL design☆13Apr 3, 2026Updated 7 months ago
- Repos moved to https://git.m-labs.hk/M-Labs/VexRiscv-verilog☆41Nov 10, 2021Updated 4 years ago
- 2015年8月1日上海，SICP读书讨论、函数式程序设计及程序设计语言理论交流分享会。☆12Sep 1, 2015Updated 11 years ago
- This repo collects the scripts and configs required to run https://wiki.gentoo.org/wiki/User:Juippis/The_ultimate_testing_system_with_lxd☆11Jun 7, 2024Updated 2 years ago
- AOSC BuildIt! remote building automation☆12Oct 21, 2026Updated 2 weeks ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- 基于vbot的微信个人机器人☆17Aug 14, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆204Dec 14, 2023Updated 2 years ago
- Python wrapper for APIs of Gentoo package managers☆17Nov 28, 2024Updated last year
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- ☆12Jun 28, 2021Updated 5 years ago
- Redistributable WinSDK & MSVCRT import libraries☆14Jun 7, 2024Updated 2 years ago
- USB audio class driver in userspace using libusb.☆41Jul 6, 2012Updated 14 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Nov 24, 2020Updated 5 years ago
- Translates the DSD/DSF file into WAV file written in C for learning,☆12Feb 21, 2019Updated 7 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- 流浪地球MOSS磁贴，手势识别操作，可作为 HID Keyboard 向电脑发送组合键☆15Feb 17, 2023Updated 3 years ago
- ☆12Jul 4, 2016Updated 10 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 7 years ago
- Project generators can be used for any project. This is just a demo how it can be use for Mbed 2.☆10Apr 18, 2020Updated 6 years ago