The Ultra-Low Power RISC Core
☆15May 5, 2020Updated 5 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- ☆11Sep 26, 2023Updated 2 years ago
- MD5 core in verilog☆13May 1, 2012Updated 13 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- SSLsplit for OpenWRT. Makefile + Sources☆12May 6, 2020Updated 5 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Jan 27, 2026Updated last month
- PlutoSDR GNURadio WFM stereo demodulation, and using PlutoSDR as standalone radio with customised Firmware☆13Feb 18, 2021Updated 5 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- Simple IIO FM Radio receive example☆16Updated this week
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Redistributable WinSDK & MSVCRT import libraries☆15Jun 7, 2024Updated last year
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 8 years ago
- 日本电影元数据刮削器，配合kodi,emby,plex等本地媒体管理工具使用。可批量抓取，也可单个抓取。可抓取子目录下视频，多集视频（-cd1/-cd2）,带字幕作品（-c., -C.）。批量添加emby演员头像。☆13Feb 19, 2020Updated 6 years ago
- Terminal Program to do SVG to ASCII art☆13Oct 3, 2020Updated 5 years ago
- Automatically exported from code.google.com/p/bicubic-interpolation-image-processing☆10Jan 27, 2016Updated 10 years ago
- ☆13Jun 12, 2012Updated 13 years ago
- 2015年8月1日上海，SICP读书讨论、函数式程序设计及程序设计语言理论交流分享会。☆12Sep 1, 2015Updated 10 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- Linux development repository for socfpga☆14Feb 25, 2026Updated last week
- 基于UDP穿越非对称NAT建立P2P网络的Windows实现（UDP打洞）☆13Nov 6, 2019Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 7 years ago
- ☆14Jul 12, 2013Updated 12 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 5 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆19Feb 20, 2026Updated 2 weeks ago