The Ultra-Low Power RISC Core
☆15May 5, 2020Updated 6 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- XTRX PCI driver for linux☆18Mar 19, 2025Updated last year
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- ☆13Sep 18, 2026Updated last month
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆18Nov 6, 2018Updated 7 years ago
- I2C controller core from Opencores.org☆28Oct 5, 2011Updated 15 years ago
- Human Activity Recognition Using Convolutional Neural Network in Keras for SensorTile (STMicroelectronics)☆11Jul 16, 2019Updated 7 years ago
- 基于vbot的微信个人机器人☆17Aug 14, 2019Updated 7 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆11Dec 15, 2023Updated 2 years ago
- A simple cache simulator☆21Jan 14, 2019Updated 7 years ago
- This patch will make dwm run "~/.dwm/autostart_blocking.sh" and "~/.dwm/autostart.sh &" before entering the handler loop.☆11Oct 2, 2012Updated 14 years ago
- Language for simplifying parameterized RTL design☆13Apr 3, 2026Updated 6 months ago
- AOSC BuildIt! remote building automation☆12Oct 9, 2026Updated last week
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 9 years ago
- 🧛🏻♂️ Dark theme for Vivado☆24Jun 27, 2023Updated 3 years ago
- 2015年8月1日上海，SICP读书讨论、函数式程序设计及程序设计语言理论交流分享会。☆12Sep 1, 2015Updated 11 years ago
- Translates the DSD/DSF file into WAV file written in C for learning,☆12Feb 21, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Extension support for VS Code Embedded Debug Extension☆13Apr 16, 2026Updated 6 months ago
- ☆12Jul 4, 2016Updated 10 years ago
- This software pack enables developers to develop and deploy neural networks on MCU-based systems for building smart sensing applications.…☆20Jul 30, 2024Updated 2 years ago
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- ☆12Jun 28, 2021Updated 5 years ago
- This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.☆18Jan 31, 2024Updated 2 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- USB audio class driver in userspace using libusb.☆41Jul 6, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- 流浪地球MOSS磁贴，手势识别操作，可作为 HID Keyboard 向电脑发送组合键☆15Feb 17, 2023Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- This repo collects the scripts and configs required to run https://wiki.gentoo.org/wiki/User:Juippis/The_ultimate_testing_system_with_lxd☆11Jun 7, 2024Updated 2 years ago