yaozhaosh / e200_opensource
The Ultra-Low Power RISC Core
☆15Updated 4 years ago
Related projects: ⓘ
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- ☆32Updated 9 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year
- ☆35Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆87Updated 3 years ago
- ☆61Updated last year
- UVM实战随书源码☆42Updated 5 years ago
- ☆36Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆83Updated 10 months ago
- AHB DMA 32 / 64 bits☆48Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- ☆19Updated 4 years ago
- HYF's high quality verilog codes☆9Updated 2 months ago
- round robin arbiter☆66Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆66Updated 6 years ago
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- OpenXuantie - OpenE902 Core☆129Updated 2 months ago
- An AXI4 crossbar implementation in SystemVerilog☆112Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- ☆14Updated last year
- AXI4 BFM in Verilog☆32Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆82Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆52Updated 7 months ago
- OpenXuantie - OpenE906 Core☆128Updated 2 months ago
- AHB3-Lite Interconnect☆81Updated 4 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆61Updated 2 months ago
- an open source uvm verification platform for e200 (riscv)☆26Updated 6 years ago
- ☆46Updated last month
- ☆31Updated last year