The Ultra-Low Power RISC Core
☆15May 5, 2020Updated 6 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 4 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 日本电影元数据刮削器，配合kodi,emby,plex等本地媒体管理工具使用。可批量抓取，也可单个抓取。可抓取子目录下视频，多集视频（-cd1/-cd2）,带字幕作品（-c., -C.）。批量添加emby演员头像。☆14Feb 19, 2020Updated 6 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆17Nov 6, 2018Updated 7 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆126Dec 22, 2022Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated 2 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- A simple cache simulator☆21Jan 14, 2019Updated 7 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- This patch will make dwm run "~/.dwm/autostart_blocking.sh" and "~/.dwm/autostart.sh &" before entering the handler loop.☆11Oct 2, 2012Updated 13 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 3 months ago
- 🧛🏻♂️ Dark theme for Vivado☆22Jun 27, 2023Updated 3 years ago
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 9 years ago
- AOSC BuildIt! remote building automation☆12May 27, 2026Updated last month
- Human Activity Recognition Using Convolutional Neural Network in Keras for SensorTile (STMicroelectronics)☆11Jul 16, 2019Updated 6 years ago
- 基于vbot的微信个人机器人☆18Aug 14, 2019Updated 6 years ago
- Extension support for VS Code Embedded Debug Extension☆13Apr 16, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Jul 4, 2016Updated 10 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- EA-HAS-Bench: Energy-Aware Hyperparameter and Architecture Search Benchmark (ICLR Spotlight 2023)☆18Dec 8, 2024Updated last year
- 流浪地球MOSS磁贴，手势识别操作，可作为 HID Keyboard 向电脑发送组合键☆15Feb 17, 2023Updated 3 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- ☆11Nov 24, 2020Updated 5 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆21May 28, 2026Updated last month
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- ☆12Jun 28, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- This is a practice of verilog coding☆33Jul 10, 2019Updated 6 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- C compiler written by C. inspired from 9cc https://github.com/rui314/9cc☆14Jan 5, 2019Updated 7 years ago
- Wayland protocol dumper☆25Aug 4, 2022Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆137Jun 24, 2026Updated last week