scale-lab / PVTsensorsView external linksLinks
Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
☆24May 8, 2020Updated 5 years ago
Alternatives and similar repositories for PVTsensors
Users that are interested in PVTsensors are comparing it to the libraries listed below
Sorting:
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- ☆29Feb 20, 2024Updated last year
- ☆68Jan 7, 2023Updated 3 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 10 months ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- LAYout with Gridded Objects☆32Jun 18, 2020Updated 5 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 4 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Jan 20, 2023Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- ☆109Dec 5, 2019Updated 6 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- genetic and neural net optimization for circuit design☆18Mar 29, 2022Updated 3 years ago
- Custom IC Creator Simulation tools☆21Dec 29, 2025Updated last month
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- ☆18Mar 29, 2022Updated 3 years ago
- ☆19Oct 28, 2024Updated last year
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago