Nuclei-Software / nuclei-board-labsLinks
Nuclei Board Labs
☆60Updated last year
Alternatives and similar repositories for nuclei-board-labs
Users that are interested in nuclei-board-labs are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆153Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆159Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆45Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- ☆64Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- ☆36Updated 6 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆143Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 11 months ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆18Updated 2 years ago
- ☆67Updated 9 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆63Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago