Nuclei-Software / nuclei-board-labsLinks
Nuclei Board Labs
☆61Updated last year
Alternatives and similar repositories for nuclei-board-labs
Users that are interested in nuclei-board-labs are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆156Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- ☆64Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- ☆144Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- ☆36Updated 6 years ago
- ☆44Updated 3 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆19Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- ☆69Updated 9 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago