freecores / dma_ahb
AHB DMA 32 / 64 bits
☆50Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for dma_ahb
- ☆34Updated 9 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- round robin arbiter☆68Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- AXI Interconnect☆46Updated 3 years ago
- AHB3-Lite Interconnect☆81Updated 6 months ago
- ☆16Updated 2 years ago
- AXI总线连接器☆91Updated 4 years ago
- ☆26Updated 5 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- APB to I2C☆40Updated 10 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- Generic AXI to AHB bridge☆15Updated 10 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- ☆20Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆51Updated 7 years ago
- amba3 apb/axi vip☆45Updated 9 years ago