freecores / dma_ahbLinks
AHB DMA 32 / 64 bits
☆55Updated 10 years ago
Alternatives and similar repositories for dma_ahb
Users that are interested in dma_ahb are comparing it to the libraries listed below
Sorting:
- ☆36Updated 9 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- APB to I2C☆41Updated 10 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI Interconnect☆49Updated 3 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- UVM Testbench For SystemVerilog Combinator Implementation☆54Updated 8 years ago
- ☆51Updated 2 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- ☆43Updated 3 years ago