freecores / dma_ahbView external linksLinks
AHB DMA 32 / 64 bits
☆59Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for dma_ahb
Users that are interested in dma_ahb are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Jan 28, 2025Updated last year
- 8051 core☆113Jul 17, 2014Updated 11 years ago
- Zet - The x86 (IA-32) open implementation☆22Jul 17, 2014Updated 11 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 6 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆25Sep 2, 2021Updated 4 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆24Dec 9, 2015Updated 10 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year