edaplayground / epwave
EPWave -- The Free Interactive Browser-Based Wave Viewer
☆13Updated 9 years ago
Alternatives and similar repositories for epwave:
Users that are interested in epwave are comparing it to the libraries listed below
- Extensible FPGA control platform☆57Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆27Updated 3 years ago
- WISHBONE Builder☆14Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- IP-XACT XML binding library☆15Updated 8 years ago
- Revision Control Labs and Materials☆23Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆16Updated 5 years ago
- GUI editor for hardware description designs☆27Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 7 months ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆22Updated 10 years ago
- sample VCD files☆36Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆52Updated last week
- 🕒 Static Timing Analysis diagram renderer☆13Updated last year
- Main repo for Go2UVM source code, examples and apps☆20Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆17Updated 3 years ago
- ☆15Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆29Updated 3 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆28Updated 6 years ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆57Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Digital Circuit rendering engine☆37Updated last year
- RISC-V Nox core☆62Updated 6 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- A RISC-V processor☆13Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆16Updated 3 years ago