whutddk / RiftCoreLinks
RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
☆42Updated 2 years ago
Alternatives and similar repositories for RiftCore
Users that are interested in RiftCore are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Simple runtime for Pulp platforms☆48Updated this week
- ☆58Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- PCI Express controller model☆57Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- ☆31Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- ☆33Updated 2 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆72Updated last year
- The multi-core cluster of a PULP system.☆97Updated this week
- ☆29Updated last month