RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
☆45Sep 21, 2022Updated 3 years ago
Alternatives and similar repositories for RiftCore
Users that are interested in RiftCore are comparing it to the libraries listed below
Sorting:
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- The ZipCPU blog☆18Dec 17, 2025Updated 3 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Dec 27, 2021Updated 4 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- RISC-V RV32IMAFC Core for MCU☆42Feb 1, 2025Updated last year
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- Another tiny RISC-V implementation☆64Jul 19, 2021Updated 4 years ago
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Jan 4, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆102Jun 24, 2025Updated 8 months ago
- ☆14Feb 24, 2025Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆88Nov 28, 2019Updated 6 years ago
- Simple UVM testbench development using the uvmtb_template files☆24Jan 16, 2025Updated last year
- ☆12Jun 27, 2022Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Feb 10, 2026Updated last month