☆16Dec 4, 2021Updated 4 years ago
Alternatives and similar repositories for Nexysvideo_wujian100
Users that are interested in Nexysvideo_wujian100 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Mar 10, 2023Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Aug 31, 2020Updated 5 years ago
- [TMI'2022] SASSL☆14May 4, 2023Updated 2 years ago
- ☆13Feb 3, 2026Updated 2 months ago
- Using Naives Bayes Classifier to predict Safeguard Categories in Industrial Risk Study, like HAZOP and LOPA.☆14Feb 10, 2023Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- CNN accelerator implemented with Spinal HDL☆158Jan 29, 2024Updated 2 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Yet another toy processor implementation☆15Aug 19, 2021Updated 4 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- OpenXuantie - OpenE906 Core☆158Jun 28, 2024Updated last year
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 9 months ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SPI-Flash XIP Interface (Verilog)☆49Oct 24, 2021Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 5 months ago
- ☆18Oct 3, 2024Updated last year
- ☆14Apr 8, 2025Updated last year
- Nuclei Board Labs☆60Jan 8, 2024Updated 2 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 4 years ago
- Henan University Bachelor degree paper latex Template; 河南大学本科毕业论文 Latex 模板☆13Dec 4, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is accompanying data for the paper "A Functional Safety Assessment Method for Cooperative Automotive Architecture" - https://arxiv.o…☆12May 2, 2021Updated 4 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- ☆10May 20, 2022Updated 3 years ago
- Nonlinear trajectory generation library☆10Aug 22, 2022Updated 3 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Functional Safety according to ISO26262☆15May 28, 2018Updated 7 years ago