CustomizableComputingLab / Nexysvideo_wujian100
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Nexysvideo_wujian100
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- ☆25Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- ☆9Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- ☆35Updated 6 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- ☆26Updated 5 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- ☆37Updated 5 years ago
- ☆33Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals,this SoC run a CNN. The…☆10Updated last year
- eyeriss-chisel3☆39Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆69Updated 6 years ago
- ☆23Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆41Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆36Updated 11 months ago