CustomizableComputingLab / Nexysvideo_wujian100
☆14Updated 3 years ago
Alternatives and similar repositories for Nexysvideo_wujian100:
Users that are interested in Nexysvideo_wujian100 are comparing it to the libraries listed below
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆31Updated 5 years ago
- ☆20Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ☆9Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- ☆27Updated 4 years ago
- DDR3 function verification environment in UVM☆24Updated 7 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆25Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago
- Andes Vector Extension support added to riscv-dv☆15Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆19Updated 2 years ago