☆16Dec 4, 2021Updated 4 years ago
Alternatives and similar repositories for Nexysvideo_wujian100
Users that are interested in Nexysvideo_wujian100 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆56Aug 29, 2020Updated 6 years ago
- ☆13Mar 10, 2023Updated 3 years ago
- Semi-Supervised Unpaired Multi-Modal Learning for Label-Efficient Medical Image Segmentation☆10Jun 29, 2021Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆35Aug 31, 2020Updated 6 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 5 years ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆38Apr 19, 2024Updated 2 years ago
- ☆10Jan 9, 2023Updated 3 years ago
- [TMI'2022] SASSL☆14May 4, 2023Updated 3 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last month
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- A Claude Code plugin for process management from requirement sorting to delivery☆30Jun 4, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- FPGA PWM generator and motor controller modules☆12Mar 9, 2021Updated 5 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆37Aug 7, 2023Updated 3 years ago
- 定时爬取arXiv每日论文☆13May 22, 2023Updated 3 years ago
- ☆13Oct 16, 2026Updated 2 weeks ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- Simple test fpga bitcoin miner☆22May 2, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Sep 24, 2013Updated 13 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- 32-bit Wallace and Dadda Tree Multiplier☆14Jun 26, 2020Updated 6 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆14May 16, 2024Updated 2 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆48Jan 15, 2024Updated 2 years ago
- Solves Fractional Differential Equations numerically using Haar wavelets.☆12Feb 6, 2017Updated 9 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆27Sep 7, 2021Updated 5 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- ☆13Jul 24, 2018Updated 8 years ago
- The Fastest Matrix NMS in the West.☆13Feb 12, 2023Updated 3 years ago
- ☆14Apr 8, 2025Updated last year