Implementation of TAGE Branch Predictor - currently considered state of the art
☆52Sep 6, 2014Updated 11 years ago
Alternatives and similar repositories for tage
Users that are interested in tage are comparing it to the libraries listed below
Sorting:
- A C version of Branch Predictor Simulator☆17Jul 10, 2024Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21May 7, 2018Updated 7 years ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆12Feb 13, 2018Updated 8 years ago
- ☆12Nov 27, 2021Updated 4 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Nov 9, 2022Updated 3 years ago
- Championship Branch Prediction 2025☆67May 19, 2025Updated 9 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- A monolithic kernel based on ArceOS.☆14May 24, 2025Updated 9 months ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆34Dec 3, 2025Updated 3 months ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- BTB-X HPCA23 code☆13Jan 6, 2023Updated 3 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 3 years ago
- ☆15Jan 24, 2022Updated 4 years ago
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- ☆16Nov 28, 2024Updated last year
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆28Dec 18, 2025Updated 2 months ago
- ☆39Aug 31, 2024Updated last year
- A Study of the SiFive Inclusive L2 Cache☆68Dec 27, 2023Updated 2 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 3 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆41Dec 1, 2020Updated 5 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆83Sep 8, 2025Updated 5 months ago
- ☆22Apr 16, 2023Updated 2 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- Why can't the 6502 virtualize itself? Good question.☆21May 15, 2024Updated last year
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Jan 17, 2024Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆675Updated this week
- Asynchronous semantics for architectural simulation and synthesis.☆66Jan 27, 2026Updated last month
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- ☆20Feb 26, 2025Updated last year
- Course project of UCSD CSE-240A Computer Architecture☆18Jul 8, 2017Updated 8 years ago