freecores / ahb_masterLinks
Generic AHB master stub
☆11Updated 10 years ago
Alternatives and similar repositories for ahb_master
Users that are interested in ahb_master are comparing it to the libraries listed below
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- ☆16Updated 6 years ago
- ☆14Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 5 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- NoC based MPSoC☆10Updated 10 years ago
- Generic AXI master stub☆19Updated 10 years ago
- OpenCores54x DSP☆9Updated 10 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 8 months ago
- DSP WishBone Compatible Cores☆14Updated 10 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- AXI4 with a FIFO integrated with VIP☆19Updated last year
- Verification IP for Watchdog☆11Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- ☆12Updated 9 years ago
- ☆20Updated 5 years ago
- UVM Clock and Reset Agent☆13Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆10Updated 5 years ago