freecores / ahb_master
Generic AHB master stub
☆11Updated 10 years ago
Alternatives and similar repositories for ahb_master:
Users that are interested in ahb_master are comparing it to the libraries listed below
- AXI DMA Check: A utility to measure DMA speeds in simulation☆14Updated 2 months ago
- Generic AXI master stub☆19Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆15Updated 5 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Various low power labs using sky130☆11Updated 3 years ago
- ☆14Updated 5 years ago
- ☆16Updated 5 years ago
- NoC based MPSoC☆10Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 8 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- AXI X-Bar☆19Updated 4 years ago
- ☆24Updated last month
- ☆19Updated 5 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.☆11Updated 5 months ago
- ☆12Updated 9 months ago
- AXI4 with a FIFO integrated with VIP☆16Updated last year
- 位宽和深度可定制的异步FIFO☆13Updated 10 months ago
- Direct Access Memory for MPSoC☆12Updated 2 weeks ago
- ☆14Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago