SystemVerilog implemention of the TAGE branch predictor
☆14May 26, 2021Updated 4 years ago
Alternatives and similar repositories for tage-predictor
Users that are interested in tage-predictor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆22May 7, 2018Updated 7 years ago
- A C version of Branch Predictor Simulator☆17Jul 10, 2024Updated last year
- Implementation of TAGE Branch Predictor - currently considered state of the art☆54Sep 6, 2014Updated 11 years ago
- Xiangshan deterministic workloads generator☆26May 14, 2025Updated 11 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Eliminate compaction jobs in secondary nodes within a group of replicated RocksDB.☆10Jun 5, 2024Updated last year
- ☆12Apr 29, 2026Updated last week
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- A naive implementation of a chess engine☆12Nov 29, 2025Updated 5 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 11 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 5 months ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 7 months ago
- ☆27Mar 19, 2021Updated 5 years ago
- rustsbi 开发教程☆41Mar 6, 2023Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 8 months ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- ☆11Mar 15, 2023Updated 3 years ago
- a compiler for CSC-Compiler-2022☆13Aug 22, 2022Updated 3 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆23May 30, 2016Updated 9 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 7 months ago
- Open-source Neural Processing Unit (NPU) from China ❤☆44Jan 29, 2025Updated last year
- Cycle-level, trace-driven, parallel GPU simulator for NVIDIA Pascal.☆16Dec 13, 2025Updated 4 months ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Feb 5, 2026Updated 3 months ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Fireboy & Water Girl in the Forest Temple implemented on an FPGA board for UIUC's ECE385 Digital Systems Laboratory.☆21Mar 30, 2023Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago