SystemVerilog implemention of the TAGE branch predictor
☆15May 26, 2021Updated 5 years ago
Alternatives and similar repositories for tage-predictor
Users that are interested in tage-predictor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Jan 30, 2019Updated 7 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆22May 7, 2018Updated 8 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆56Sep 6, 2014Updated 12 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- A RISC-V multi-core asynchronous operating system☆10Aug 20, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆16Nov 23, 2018Updated 7 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- Xiangshan deterministic workloads generator☆30Oct 14, 2026Updated 3 weeks ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆16Dec 4, 2025Updated 11 months ago
- Eliminate compaction jobs in secondary nodes within a group of replicated RocksDB.☆10Jun 5, 2024Updated 2 years ago
- A naive implementation of a chess engine☆12Nov 29, 2025Updated 11 months ago
- ☆12Updated this week
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 14 years ago
- rustsbi 开发教程☆40Mar 6, 2023Updated 3 years ago
- ☆10Sep 8, 2023Updated 3 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- CNN-Grinder Workflow Project Files☆11May 1, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Mar 15, 2023Updated 3 years ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 5 years ago
- Fireboy & Water Girl in the Forest Temple implemented on an FPGA board for UIUC's ECE385 Digital Systems Laboratory.☆21Mar 30, 2023Updated 3 years ago
- a compiler for CSC-Compiler-2022☆13Aug 22, 2022Updated 4 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated last year
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Cycle-level, trace-driven, parallel GPU simulator for NVIDIA Pascal.☆16Dec 13, 2025Updated 10 months ago
- ☆28Mar 19, 2021Updated 5 years ago
- ☆12Jun 20, 2023Updated 3 years ago
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆25May 30, 2016Updated 10 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 4 years ago