aaronshappell / tage-predictorLinks
SystemVerilog implemention of the TAGE branch predictor
☆12Updated 4 years ago
Alternatives and similar repositories for tage-predictor
Users that are interested in tage-predictor are comparing it to the libraries listed below
Sorting:
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- ☆22Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Xiangshan deterministic workloads generator☆19Updated 3 weeks ago
- ☆21Updated 2 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中 文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- ☆18Updated 2 years ago
- Pick your favorite language to verify your chip.☆49Updated last week
- 给NEMU移植Linux Kernel!☆18Updated this week
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆13Updated 2 months ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- ☆41Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- ☆67Updated 3 months ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- data preprocessing scripts for gem5 output☆18Updated last week
- ☆33Updated 2 months ago
- An almost empty chisel project as a starting point for hardware design☆31Updated 4 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆35Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆49Updated 6 years ago