aaronshappell / tage-predictorView external linksLinks
SystemVerilog implemention of the TAGE branch predictor
☆13May 26, 2021Updated 4 years ago
Alternatives and similar repositories for tage-predictor
Users that are interested in tage-predictor are comparing it to the libraries listed below
Sorting:
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20May 7, 2018Updated 7 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- ☆12Feb 6, 2026Updated last week
- a compiler for CSC-Compiler-2022☆13Aug 22, 2022Updated 3 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 5 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆15Nov 22, 2022Updated 3 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Sep 27, 2022Updated 3 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- A C version of Branch Predictor Simulator☆17Jul 10, 2024Updated last year
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 8 months ago
- rustsbi 开发教程☆42Mar 6, 2023Updated 2 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Implementation of TAGE Branch Predictor - currently considered state of the art☆52Sep 6, 2014Updated 11 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆35Jan 29, 2025Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- ☆23Jun 14, 2023Updated 2 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 2 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- 快速陷入处理☆39Jan 22, 2026Updated 3 weeks ago
- A toy memory store with great performance☆37Dec 22, 2025Updated last month
- Microarchitecture diagrams of several CPUs☆47Feb 7, 2026Updated last week
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- lab solutions of ICS course☆10Jan 20, 2013Updated 13 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- 2024年电赛工程模板：基于正点原子F407ZGT6开发板 使用HAL库开发 内置多外设驱动和往年题用到的算法☆13Jul 28, 2024Updated last year