aaronshappell / tage-predictorLinks
SystemVerilog implemention of the TAGE branch predictor
☆13Updated 4 years ago
Alternatives and similar repositories for tage-predictor
Users that are interested in tage-predictor are comparing it to the libraries listed below
Sorting:
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- ☆22Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- gem5 FS模式实验手册☆44Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- ☆32Updated 6 months ago
- CQU Dual Issue Machine☆38Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- ☆12Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆22Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- Pick your favorite language to verify your chip.☆77Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Updated 3 years ago
- ☆52Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆92Updated 4 months ago
- Unit tests generator for RVV 1.0☆100Updated 2 months ago
- data preprocessing scripts for gem5 output☆19Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago