aaronshappell / tage-predictorLinks
SystemVerilog implemention of the TAGE branch predictor
☆12Updated 4 years ago
Alternatives and similar repositories for tage-predictor
Users that are interested in tage-predictor are comparing it to the libraries listed below
Sorting:
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- ☆22Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- gem5 FS模式实验手册☆43Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆24Updated last week
- Unit tests generator for RVV 1.0☆89Updated 3 weeks ago
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆22Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- Pick your favorite language to verify your chip.☆60Updated this week
- RISC-V Matrix Specification☆22Updated 8 months ago
- CQU Dual Issue Machine☆35Updated last year
- ☆17Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆19Updated 4 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- ☆33Updated 4 months ago
- ☆22Updated 4 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆52Updated 6 years ago