SDIO Device Verilog Core
☆24Jul 25, 2018Updated 7 years ago
Alternatives and similar repositories for nysa-sdio-device
Users that are interested in nysa-sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jul 25, 2018Updated 7 years ago
- ☆89May 4, 2017Updated 8 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 5 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆333Sep 14, 2023Updated 2 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆132Sep 14, 2023Updated 2 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- AMBA bus generator including AXI, AHB, and APB☆121Jul 29, 2021Updated 4 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Tools and notes for Rockchip RISC-V MCU.☆40May 21, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 7 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆17Jun 5, 2024Updated last year
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- Supports Banana Pi BPI-M2 Magic (A33 / R16) (Kernel3.4)☆11Mar 24, 2021Updated 5 years ago
- Example applications for UHD/RFNoC☆19Mar 8, 2022Updated 4 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 2 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆29Dec 20, 2022Updated 3 years ago
- Android screemirror with scrcpy and omxplayer☆19Sep 23, 2019Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- The Free Software Media System. 适用于Rockchip SoC 和 RTD1296 的 Jellyfin，请使用已编译的镜像 https://hub.docker.com/u/jjm2473☆16Jan 29, 2024Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago