SDIO Device Verilog Core
☆24Jul 25, 2018Updated 7 years ago
Alternatives and similar repositories for nysa-sdio-device
Users that are interested in nysa-sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆343Sep 14, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆135Sep 14, 2023Updated 2 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Tools and notes for Rockchip RISC-V MCU.☆41May 21, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆27Feb 24, 2026Updated 3 months ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Cyclone V FPGA board for UnAmiga project☆11Sep 30, 2023Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆30Aug 16, 2021Updated 4 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- This is the checksum algorithm from the N64 bootrom (PIFROM) reverse engineered in C.☆11Jun 12, 2019Updated 7 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- The UVM written in Python☆17Dec 26, 2025Updated 5 months ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- The Brutzelkarte FPGA description code in VHDL☆14Jan 3, 2022Updated 4 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 6 years ago
- Supports Banana Pi BPI-M2 Magic (A33 / R16) (Kernel3.4)☆11Mar 24, 2021Updated 5 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆16Jun 9, 2023Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆31Dec 20, 2022Updated 3 years ago
- The Free Software Media System. 适用于Rockchip SoC 和 RTD1296 的 Jellyfin，请使用已编译的镜像 https://hub.docker.com/u/jjm2473☆16Jan 29, 2024Updated 2 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago