SDIO Device Verilog Core
☆25Jul 25, 2018Updated 8 years ago
Alternatives and similar repositories for nysa-sdio-device
Users that are interested in nysa-sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jul 25, 2018Updated 8 years ago
- ☆92May 4, 2017Updated 9 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆30Apr 1, 2020Updated 6 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆139Sep 14, 2023Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- This is the checksum algorithm from the N64 bootrom (PIFROM) reverse engineered in C.☆11Jun 12, 2019Updated 7 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 9 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- The UVM written in Python☆18Oct 5, 2026Updated last week
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Communication library for electronic load module XY-FZ25 and XY-FZ35☆10Nov 29, 2020Updated 5 years ago
- The Brutzelkarte FPGA description code in VHDL☆15Jan 3, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A GDBstub for Nintendo 64 + EverDrive-64 v3.☆17Apr 4, 2020Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆23Nov 25, 2015Updated 10 years ago
- The magic number 0x5F3759DF in Python3 Fast Inverse SquareRoot☆13Mar 5, 2023Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- Supports Banana Pi BPI-M2 Magic (A33 / R16) (Kernel3.4)☆11Mar 24, 2021Updated 5 years ago
- Tools and notes for Rockchip RISC-V MCU.☆44May 21, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆27Jan 7, 2022Updated 4 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- DepthSense DS325/DS311, Kinect V1, Kinect V2, RealSense D415/D435 からカラーとデプスを取得するサンプル☆12Sep 3, 2026Updated last month
- Cyclone 10LP MicroMod Processor Board☆20Jan 31, 2026Updated 8 months ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 8 years ago