SDIO Device Verilog Core
☆25Jul 25, 2018Updated 8 years ago
Alternatives and similar repositories for nysa-sdio-device
Users that are interested in nysa-sdio-device are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jul 25, 2018Updated 8 years ago
- ☆92May 4, 2017Updated 9 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆35Dec 4, 2025Updated 8 months ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆344Sep 14, 2023Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆124Jul 29, 2021Updated 5 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- Cyclone V FPGA board for UnAmiga project☆11Sep 30, 2023Updated 2 years ago
- This is the checksum algorithm from the N64 bootrom (PIFROM) reverse engineered in C.☆11Jun 12, 2019Updated 7 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆31Aug 16, 2021Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- The UVM written in Python☆18Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Communication library for electronic load module XY-FZ25 and XY-FZ35☆10Nov 29, 2020Updated 5 years ago
- The Brutzelkarte FPGA description code in VHDL☆15Jan 3, 2022Updated 4 years ago
- A GDBstub for Nintendo 64 + EverDrive-64 v3.☆17Apr 4, 2020Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- The magic number 0x5F3759DF in Python3 Fast Inverse SquareRoot☆13Mar 5, 2023Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Tools and notes for Rockchip RISC-V MCU.☆41May 21, 2024Updated 2 years ago
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆27Jan 7, 2022Updated 4 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- DepthSense DS325/DS311, Kinect V1, Kinect V2, RealSense D415/D435 からカラーとデプスを取得するサンプル☆12Apr 13, 2026Updated 4 months ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago