Quasar 2.0: Chisel equivalent of SweRV-EL2
☆33Apr 13, 2021Updated 4 years ago
Alternatives and similar repositories for Quasar
Users that are interested in Quasar are comparing it to the libraries listed below
Sorting:
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆14Oct 30, 2024Updated last year
- ☆15Dec 9, 2025Updated 2 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- ☆12May 20, 2021Updated 4 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆28Jan 18, 2021Updated 5 years ago
- ☆28Jul 12, 2025Updated 7 months ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 6 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated 2 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week