Lampro-Mellon / QuasarLinks
Quasar 2.0: Chisel equivalent of SweRV-EL2
☆30Updated 4 years ago
Alternatives and similar repositories for Quasar
Users that are interested in Quasar are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Chisel Things for OFDM☆32Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆36Updated last week
- ☆14Updated 4 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- ☆33Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆22Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- CMake based hardware build system☆29Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago