Quasar 2.0: Chisel equivalent of SweRV-EL2
☆34Apr 13, 2021Updated 5 years ago
Alternatives and similar repositories for Quasar
Users that are interested in Quasar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆12May 20, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- ☆14Oct 30, 2024Updated last year
- ☆29Jan 18, 2021Updated 5 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆10Nov 12, 2019Updated 6 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- ☆15Dec 9, 2025Updated 6 months ago
- Tang-Hex-BSP: BSP for ZYNQ 7020 based FPGA Board Tang-Hex☆13Apr 28, 2019Updated 7 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- ☆43Jun 9, 2026Updated last week
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- ☆39Jul 12, 2025Updated 11 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆294Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆155Jan 8, 2026Updated 5 months ago
- OpenScope Utility☆20Mar 17, 2020Updated 6 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 4 months ago
- A simple, easily extendable, RISCV assembler for the RV32I subset in Python.☆31Aug 18, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Network on Chip Implementation written in SytemVerilog☆208Aug 27, 2022Updated 3 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 7 months ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- msx game development library ubox example☆11Apr 26, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week