Lampro-Mellon / QuasarLinks
Quasar 2.0: Chisel equivalent of SweRV-EL2
☆30Updated 4 years ago
Alternatives and similar repositories for Quasar
Users that are interested in Quasar are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 4 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Intel Compiler for SystemC☆24Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- ☆73Updated last week
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆14Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆23Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆61Updated 2 weeks ago