openhwgroup / core-v-polara-apuLinks
The OpenPiton Platform
☆16Updated 10 months ago
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆30Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated last week
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- ☆65Updated last week
- ☆32Updated 5 months ago
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- matrix-coprocessor for RISC-V☆18Updated 2 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆27Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆47Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- RISC-V Nox core☆64Updated 3 months ago
- Open source process design kit for 28nm open process☆59Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- ☆96Updated last year
- A configurable SRAM generator☆51Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated last week