openhwgroup / core-v-polara-apuView external linksLinks
The OpenPiton Platform
☆17Aug 14, 2024Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Nov 12, 2023Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- A reliable, real-time subsystem for the Carfield SoC☆18Dec 2, 2025Updated 2 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- ☆34Nov 24, 2025Updated 2 months ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆34Dec 3, 2025Updated 2 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 6 months ago
- ☆33Jan 7, 2025Updated last year
- Advanced Integrated Circuits 2025☆13Nov 1, 2025Updated 3 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- ☆46Dec 10, 2025Updated 2 months ago
- LuxCoreRender Windows Compilation Environment☆13Jun 3, 2024Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- ☆15Feb 15, 2022Updated 4 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 8 months ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆11Aug 1, 2024Updated last year
- ☆12Apr 15, 2025Updated 10 months ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆164Sep 8, 2025Updated 5 months ago
- BlackParrot on Zynq☆49Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Mar 2, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- AI to Play Elden Ring☆11Oct 26, 2024Updated last year
- non-local means filter for OpenCV☆13Jul 6, 2013Updated 12 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago