openhwgroup / core-v-polara-apuLinks
The OpenPiton Platform
☆16Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- ☆29Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆97Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- Simple runtime for Pulp platforms☆49Updated last month
- RISC-V Nox core☆68Updated 2 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆109Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- ☆76Updated last week
- This is the fork of CVA6 intended for PULP development.☆22Updated last week
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- ☆53Updated 5 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆15Updated 3 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆51Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- BlackParrot on Zynq☆47Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago