openhwgroup / core-v-polara-apuLinks
The OpenPiton Platform
☆16Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆91Updated last month
- RISC-V Nox core☆68Updated 2 months ago
- ☆30Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆42Updated this week
- ☆99Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- ☆79Updated last week
- Self checking RISC-V directed tests☆113Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆114Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last month
- ☆54Updated 6 months ago
- matrix-coprocessor for RISC-V☆20Updated 5 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated last week
- Simple runtime for Pulp platforms☆49Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- A configurable SRAM generator☆56Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- ☆59Updated this week
- ☆108Updated 2 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 11 months ago
- ☆32Updated 9 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year