openhwgroup / core-v-polara-apuLinks
The OpenPiton Platform
☆17Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated this week
- BlackParrot on Zynq☆48Updated last week
- RISC-V Nox core☆68Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆45Updated this week
- ☆30Updated 2 weeks ago
- ☆33Updated 10 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆66Updated last week
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆91Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- A configurable SRAM generator☆56Updated 2 months ago
- ☆103Updated this week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- ☆84Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- matrix-coprocessor for RISC-V☆25Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆122Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆58Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago