The OpenPiton Platform
☆17Aug 14, 2024Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 9 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 5 months ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆36Dec 3, 2025Updated 5 months ago
- RISC-V Nox core☆73Jul 22, 2025Updated 9 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆130May 2, 2026Updated last week
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆13Nov 12, 2023Updated 2 years ago
- ☆35Apr 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆16Jun 24, 2021Updated 4 years ago
- FreeRTOS tracing using BareCTF and Trace Compass☆12Aug 23, 2021Updated 4 years ago
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆17May 9, 2024Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- ☆14Nov 9, 2023Updated 2 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated last year
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated 3 months ago
- The PCB design files for the Maslow4☆13Jun 24, 2025Updated 10 months ago
- LuxCoreRender Windows Compilation Environment☆13Jun 3, 2024Updated last year
- syn script for DC Compiler☆14May 15, 2022Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆208Apr 8, 2026Updated last month
- Optimized RISC-V FP emulation for 32-bit processors☆35May 26, 2021Updated 4 years ago