openhwgroup / core-v-polara-apuLinks
The OpenPiton Platform
☆17Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ☆32Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 3 weeks ago
- ☆88Updated last week
- ☆20Updated 2 weeks ago
- ☆107Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- RISC-V Nox core☆69Updated 4 months ago
- A configurable SRAM generator☆57Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 weeks ago
- ☆58Updated 8 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 4 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆125Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated 3 weeks ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆26Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago