openhwgroup / core-v-polara-apuLinks
The OpenPiton Platform
☆17Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ☆32Updated last month
- ☆89Updated last week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆143Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- matrix-coprocessor for RISC-V☆26Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆130Updated last week
- A configurable SRAM generator☆56Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- ☆20Updated last month
- ☆71Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- RISC-V Nox core☆71Updated 5 months ago
- ☆110Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- ☆58Updated 8 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆116Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- For contributions of Chisel IP to the chisel community.☆69Updated last year