openhwgroup / core-v-polara-apuLinks
The OpenPiton Platform
☆17Updated last year
Alternatives and similar repositories for core-v-polara-apu
Users that are interested in core-v-polara-apu are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- ☆33Updated last month
- RISC-V Nox core☆71Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 7 years ago
- ☆21Updated last month
- A configurable SRAM generator☆56Updated 4 months ago
- Library of open source Process Design Kits (PDKs)☆64Updated this week
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 3 years ago
- ☆90Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆113Updated 2 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆153Updated 2 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- sram/rram/mram.. compiler☆43Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- SRAM☆22Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆32Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated 3 weeks ago