Fraunhofer-IMS / airisc_core_complexLinks
Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
☆96Updated 4 months ago
Alternatives and similar repositories for airisc_core_complex
Users that are interested in airisc_core_complex are comparing it to the libraries listed below
Sorting:
- ☆119Updated last week
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ☆96Updated 2 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 3 weeks ago
- RISC-V Nox core☆68Updated 3 months ago
- RISC-V Verification Interface☆108Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Verilog digital signal processing components☆157Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RISC-V System on Chip Template☆159Updated 2 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Mathematical Functions in Verilog☆95Updated 4 years ago