☆24May 26, 2022Updated 3 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- A harvard architecture CPU based on RISC-V.☆15Aug 25, 2023Updated 2 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆31Aug 22, 2024Updated last year
- ☆14Nov 8, 2023Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆34Jul 17, 2023Updated 2 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- ☆14Jan 22, 2026Updated last month
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- ☆41Mar 5, 2024Updated last year
- manage my star project on github☆11Jul 23, 2020Updated 5 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- A simple C++17 header-only library for generating SVG plots☆10Mar 17, 2024Updated last year
- C rewrite of a minimal Python JPEG decoder☆12Jan 2, 2019Updated 7 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 3 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆16Mar 3, 2023Updated 3 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Jun 24, 2025Updated 8 months ago
- Course Project for High Level Chip Design （高层次芯片设计）☆17Jan 2, 2025Updated last year
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- This repository contains the python scripts developed as a part of the work presented in the paper "Low-latency auditory spatial attentio…☆10Sep 15, 2021Updated 4 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Mar 19, 2020Updated 5 years ago
- 视频音频生成字幕，生成srt文件。无需申请第三方API，本地实现音频转文本。基于Transformer的视频字幕生成框架。A GUI tool for generating subtitle from videos and generating srt files.☆12Feb 1, 2024Updated 2 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- ☆12Apr 18, 2023Updated 2 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- FPGA简单入门☆12Nov 17, 2020Updated 5 years ago
- ☆11Nov 8, 2022Updated 3 years ago
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆58Jul 9, 2020Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Apr 3, 2020Updated 5 years ago