niexun / LSTM
LSTM neural network (verilog)
☆13Updated 6 years ago
Alternatives and similar repositories for LSTM
Users that are interested in LSTM are comparing it to the libraries listed below
Sorting:
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆31Updated 4 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆10Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆22Updated 7 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆14Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆18Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆19Updated 2 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆32Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆11Updated 9 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- ☆15Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆14Updated 8 months ago
- Fully Hardware-Based Stochastic Neural Network☆21Updated 3 months ago
- ☆16Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆34Updated last year
- ☆19Updated 6 years ago