niexun / LSTM
LSTM neural network (verilog)
☆13Updated 6 years ago
Alternatives and similar repositories for LSTM:
Users that are interested in LSTM are comparing it to the libraries listed below
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆10Updated 2 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆17Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆13Updated 8 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆9Updated 4 years ago
- ☆31Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- Template for project1 TPU☆18Updated 3 years ago
- 使用FPGA实现CNN模型☆14Updated 5 years ago