XUANTIE-RV / openc906Links
OpenXuantie - OpenC906 Core
☆362Updated last year
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆153Updated last year
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- RISC-V CPU Core☆369Updated last month
- OpenXuantie - OpenE906 Core☆139Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- ☆293Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- ☆242Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- VeeR EL2 Core☆294Updated last week
- Fork of OpenOCD that has RISC-V support☆493Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆495Updated 3 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆274Updated this week
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- ☆583Updated this week
- Linux on LiteX-VexRiscv☆655Updated last month
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- VeeR EH1 core☆889Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆926Updated 9 months ago
- OpenXuantie - OpenC910 Core☆1,300Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago