OpenXuantie - OpenC906 Core
☆422Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenE906 Core☆178Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE902 Core☆180Jun 28, 2024Updated 2 years ago
- Yocto project for Xuantie RISC-V CPU☆42Jun 5, 2026Updated 4 months ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆22Sep 16, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- IC design and development should be faster，simpler and more reliable☆2,025Dec 31, 2021Updated 4 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆105Feb 10, 2026Updated 8 months ago
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆483Aug 13, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,937Sep 25, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- ☆2,303Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆956Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source high-performance RISC-V processor☆7,296Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- Rocket Chip Generator☆3,884Sep 13, 2026Updated 3 weeks ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- OpenBouffalo Firmware Repository☆40Jul 25, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆118Apr 12, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Open Source Supervisor Binary Interface☆1,544Sep 28, 2026Updated last week
- Mainline-friendly SPL for D1☆37Nov 1, 2022Updated 3 years ago
- VeeR EH2 core☆281Updated this week
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Jun 4, 2026Updated 4 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,095Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,310Oct 1, 2026Updated last week
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆263Aug 18, 2026Updated last month
- 3-stage RV32IMACZb* processor with debug☆1,122Aug 29, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- VeeR EL2 Core☆346Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 11 months ago