XUANTIE-RV / openc906Links
OpenXuantie - OpenC906 Core
☆373Updated last year
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆161Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆283Updated last week
- ☆300Updated 3 weeks ago
- RISC-V CPU Core☆394Updated 5 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- OpenXuantie - OpenE906 Core☆144Updated last year
- Fork of OpenOCD that has RISC-V support☆500Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆331Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- ☆250Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 2 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆500Updated this week
- CORE-V Family of RISC-V Cores☆308Updated 9 months ago
- VeeR EL2 Core☆305Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆302Updated 2 years ago
- ☆611Updated this week
- Linux on LiteX-VexRiscv☆666Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆246Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆524Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆281Updated this week
- RISC-V Processor Trace Specification☆198Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,347Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆544Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆300Updated last week
- OpenSource HummingBird RISC-V Software Development Kit☆166Updated last year
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆330Updated last month
- Small footprint and configurable DRAM core☆459Updated this week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆529Updated 4 years ago