OpenXuantie - OpenC906 Core
☆425Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE906 Core☆180Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE902 Core☆180Jun 28, 2024Updated 2 years ago
- Yocto project for Xuantie RISC-V CPU☆42Oct 21, 2026Updated last week
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆22Sep 16, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆483Aug 13, 2026Updated 2 months ago
- IC design and development should be faster，simpler and more reliable☆2,031Dec 31, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,964Sep 25, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆7,357Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,213Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- VeeR EH2 core☆283Oct 6, 2026Updated 3 weeks ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Oct 20, 2026Updated last week
- ☆2,364Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- RISC-V Open Source Supervisor Binary Interface☆1,557Updated this week
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Functional verification project for the CORE-V family of RISC-V cores.☆735Updated this week
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆119Apr 12, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- RISC-V Instruction Set Manual☆4,868Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week