XUANTIE-RV / openc906Links
OpenXuantie - OpenC906 Core
☆364Updated last year
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆155Updated last year
- OpenXuantie - OpenE906 Core☆140Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆219Updated 5 years ago
- RISC-V CPU Core☆373Updated 2 months ago
- CORE-V Family of RISC-V Cores☆293Updated 6 months ago
- ☆244Updated 2 years ago
- ☆295Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- Working Draft of the RISC-V Debug Specification Standard☆494Updated last week
- ☆588Updated 2 weeks ago
- VeeR EL2 Core☆297Updated 2 weeks ago
- Fork of OpenOCD that has RISC-V support☆494Updated this week
- Linux on LiteX-VexRiscv☆654Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆277Updated last week
- OpenSource HummingBird RISC-V Software Development Kit☆163Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆524Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆282Updated this week
- Small footprint and configurable DRAM core☆434Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 3 months ago
- Verilog implementation of a RISC-V core☆124Updated 6 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆310Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 10 months ago
- VeeR EH1 core☆894Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- A simple RISC V core for teaching☆193Updated 3 years ago