XUANTIE-RV / openc906Links
OpenXuantie - OpenC906 Core
☆357Updated last year
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆152Updated last year
- OpenXuantie - OpenE906 Core☆139Updated last year
- ☆292Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆260Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- RISC-V CPU Core☆351Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆277Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- ☆239Updated 2 years ago
- VeeR EL2 Core☆288Updated 2 weeks ago
- ☆572Updated this week
- Working Draft of the RISC-V Debug Specification Standard☆486Updated 2 months ago
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆503Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆492Updated 3 years ago
- Linux on LiteX-VexRiscv☆648Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆299Updated 2 months ago
- Fork of OpenOCD that has RISC-V support☆491Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆217Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆268Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆563Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- LicheeTang 蜂鸟E203 Core☆196Updated 6 years ago
- Opensource DDR3 Controller☆362Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆181Updated 2 weeks ago