XUANTIE-RV / openc906
OpenXuantie - OpenC906 Core
☆351Updated 10 months ago
Alternatives and similar repositories for openc906:
Users that are interested in openc906 are comparing it to the libraries listed below
- OpenXuantie - OpenE902 Core☆143Updated 10 months ago
- OpenXuantie - OpenE906 Core☆138Updated 10 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆212Updated 4 years ago
- CORE-V Family of RISC-V Cores☆265Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- ☆283Updated last month
- ☆232Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆487Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆250Updated 2 weeks ago
- RISC-V CPU Core☆324Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆235Updated 6 months ago
- ☆558Updated this week
- Instruction Set Generator initially contributed by Futurewei☆279Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆316Updated 4 months ago
- VeeR EL2 Core☆274Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last week
- OpenSource HummingBird RISC-V Software Development Kit☆155Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆488Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆912Updated 5 months ago
- Common SystemVerilog components☆608Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆529Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆211Updated 3 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆572Updated 9 months ago
- Fork of OpenOCD that has RISC-V support☆478Updated 3 weeks ago
- Verilog implementation of a RISC-V core☆115Updated 6 years ago
- SystemVerilog to Verilog conversion☆621Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆267Updated this week
- VeeR EH1 core☆875Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,063Updated 2 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆179Updated 5 years ago