OpenXuantie - OpenC906 Core
☆405Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenC910 Core☆1,448Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE902 Core☆178Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE906 Core☆169Jun 28, 2024Updated 2 years ago
- Yocto project for Xuantie RISC-V CPU☆42Jun 5, 2026Updated 3 weeks ago
- IC design and development should be faster，simpler and more reliable☆2,002Dec 31, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An optimized neural network operator library for chips base on Xuantie CPU.☆102Feb 10, 2026Updated 4 months ago
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆480Jun 18, 2024Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 10 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- ☆2,122Updated this week
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆116Apr 12, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rocket Chip Generator☆3,803Jun 2, 2026Updated 3 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 8 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- OpenBouffalo Firmware Repository☆39Jul 25, 2023Updated 2 years ago
- Mainline-friendly SPL for D1☆35Nov 1, 2022Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- RISC-V Open Source Supervisor Binary Interface☆1,491Jun 17, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- ☆270Dec 22, 2022Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆7,106Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,063Apr 23, 2026Updated 2 months ago
- RISC-V Architecture Profiles☆190Apr 22, 2026Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- VeeR EL2 Core☆339Updated this week