OpenXuantie - OpenC906 Core
☆395Jun 28, 2024Updated last year
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenC910 Core☆1,422Jun 28, 2024Updated last year
- OpenXuantie - OpenE902 Core☆175Jun 28, 2024Updated last year
- OpenXuantie - OpenE906 Core☆158Jun 28, 2024Updated last year
- Yocto project for Xuantie RISC-V CPU☆41Mar 18, 2026Updated 3 weeks ago
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An optimized neural network operator library for chips base on Xuantie CPU.☆100Feb 10, 2026Updated 2 months ago
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆477Jun 18, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,796Aug 6, 2025Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆880Apr 4, 2026Updated last week
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆109Apr 12, 2025Updated last year
- ☆1,961Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆507Apr 3, 2026Updated last week
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 5 months ago
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- OpenBouffalo Firmware Repository☆39Jul 25, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- Mainline-friendly SPL for D1☆35Nov 1, 2022Updated 3 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,423Mar 22, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,119Mar 11, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆605Aug 9, 2024Updated last year
- ☆262Dec 22, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- Working Draft of the RISC-V Debug Specification Standard☆509Updated this week
- Open-source high-performance RISC-V processor☆6,958Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 2 months ago
- RISC-V Architecture Profiles☆181Mar 27, 2026Updated 2 weeks ago
- 3-stage RV32IMACZb* processor with debug☆1,030Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- ☆94Sep 30, 2025Updated 6 months ago