OpenXuantie - OpenC906 Core
☆413Jun 28, 2024Updated 2 years ago
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenXuantie - OpenE906 Core☆172Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,462Jun 28, 2024Updated 2 years ago
- OpenXuantie - OpenE902 Core☆180Jun 28, 2024Updated 2 years ago
- Yocto project for Xuantie RISC-V CPU☆42Jun 5, 2026Updated 2 months ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆21Apr 12, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- IC design and development should be faster，simpler and more reliable☆2,006Dec 31, 2021Updated 4 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆103Feb 10, 2026Updated 6 months ago
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆481Jun 18, 2024Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,895Aug 6, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,062Updated this week
- ☆2,200Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆936Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open-source high-performance RISC-V processor☆7,186Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆535Updated this week
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,214Updated this week
- OpenBouffalo Firmware Repository☆39Jul 25, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- Mainline-friendly SPL for D1☆36Nov 1, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆116Apr 12, 2025Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,522Aug 2, 2026Updated last week
- VeeR EH2 core☆274Jul 20, 2026Updated 3 weeks ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Jun 4, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,005Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- RISC-V Debug Specification Standard☆523Jul 21, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Functional verification project for the CORE-V family of RISC-V cores.☆709Jul 17, 2026Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆261Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,321Jul 31, 2026Updated last week
- 3-stage RV32IMACZb* processor with debug☆1,087Updated this week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 6 months ago
- VeeR EL2 Core☆343Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 weeks ago