XUANTIE-RV / openc906Links
OpenXuantie - OpenC906 Core
☆354Updated 11 months ago
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- VeeR EL2 Core☆278Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- ☆238Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- RISC-V CPU Core☆325Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆213Updated 4 years ago
- ☆564Updated 3 weeks ago
- ☆287Updated 2 months ago
- VeeR EH1 core☆878Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆461Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆157Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Common SystemVerilog components☆623Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week
- Linux on LiteX-VexRiscv☆636Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- Instruction Set Generator initially contributed by Futurewei☆282Updated last year
- Opensource DDR3 Controller☆333Updated this week
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago