XUANTIE-RV / openc906Links
OpenXuantie - OpenC906 Core
☆371Updated last year
Alternatives and similar repositories for openc906
Users that are interested in openc906 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆157Updated last year
- OpenXuantie - OpenE906 Core☆142Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- RISC-V CPU Core☆389Updated 3 months ago
- Working Draft of the RISC-V Debug Specification Standard☆491Updated this week
- Fork of OpenOCD that has RISC-V support☆496Updated 2 weeks ago
- ☆297Updated 3 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- ☆245Updated 2 years ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆280Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- OpenXuantie - OpenC910 Core☆1,331Updated last year
- ☆598Updated last week
- VeeR EH1 core☆901Updated 2 years ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- PLIC Specification☆149Updated last month
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- Linux on LiteX-VexRiscv☆665Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- RISC-V Processor Trace Specification☆194Updated 3 weeks ago